

The World Leader in High Performance Signal Processing Solutions



## ADSP-BF60x Guide to Power Estimation Rev 4 (05/16/2014)





## **Revision history**

Revision	Changes
Rev 0 (6/18/2012)	Initial Revision
Rev 1 (6/25/2012)	Fixed typos, formatting, and added thermal diode data
Rev 2 (7/12/2012)	Added hibernate data and more details on how to read typical data
Rev 3 (1/16/2013)	Added typical static power data over temperature, additional PVP power data, and hibernate power data
Rev 4 (05/06/2013)	Removed references to "preliminary". Adjusted example to a more realistic scenario.





Introduction

This document describes how to estimate power consumption for the BF60x processors.

The application note EE-297: Estimating Power for ADSP-BF534/BF536/BF537 Blackfin® Processors should be used as a reference since much of it also applies to BF60x. EE-297 is available at <u>www.analog.com/blackfin</u> under application notes.

Please consult the following sections of the ADSP-BF60x Data Sheet (PrE or later) for the following specifications referred to throughout this document:

- See the Operating Conditions section for details regarding VDD\_INT, VDD\_EXT, VDD\_DMC, VDD\_USB, and VDD\_TD ranges.
- See the Ordering Guide section for a list of the presently available ADSP-BF60x models processors.



## Amplifiers Power Management Processor

## **Power Consumption**

#### **Derived Power Consumption (PDD\_TOT)**

• PDD\_TOT =  $\Sigma P_{DDn}$  where n = each V<sub>DD</sub> domain

#### **Standard Power Domains (All Blackfin Products)**

#### Internal Power Consumption (PDD\_INT)

Static and Dynamic Components

Static (Leakage) is a function of Voltage (VDD\_INT) and Operating Junction Temperature (T<sub>J</sub>)

Dynamic is a function of Voltage and Frequency

#### External Power Consumption (PDD\_EXT)

- PDD\_EXT factors several components
  - Voltage, Frequency, Output Pins Toggling, and Usage
  - Largely an estimation based on application run-time averages



## Runslifiers Power Management Processor of States Converters

## **Other Power Domains**

#### Some have the same rules as PDD\_EXT

- MEM (P<sub>DDMEM</sub>) ADSP-BF51x and ADSP-BF52x
- FLASH (P<sub>DDFLASH</sub>) ADSP-BF51x
- DDR Memory (P<sub>DDDMC</sub>/P<sub>DDDDR</sub>) ADSP-BF54x, ADSP-BF60x

#### **Others Are Specified In Datasheet**

- OTP Memory (P<sub>DDOTP</sub>) ADSP-BF51x and ADSP-BF52x
- USB (P<sub>DDUSB</sub>) –ADSP-BF52x, ADSP-BF54x, ADSP-BF60x
- Thermal Diode (P<sub>DDTD</sub>) ADSP-BF60x





Pawer

## Maximum Internal Power (PDD\_INT)





Consumed by core, PLL, peripherals, and other internal circuitry

- Voltage, Frequency, and Temperature influence numbers
- Dependent on the application code running

Typical and Maximum specifications for IDD\_INT are given at specific voltages, frequencies, and temperatures





## **I**<sub>DDINT</sub> Estimation

The following equation is used to estimate IDDINT:

# $$\begin{split} I_{DDINT} &= I_{DDINT\_CCLK\_DYN} + I_{DDINT\_SYSCLK\_DYN} + I_{DDINT\_SCLK0\_DYN} + \\ & I_{DDINT\_SCLK1\_DYN} + I_{DDINT\_DCLK\_DYN} + I_{DDINT\_USBCLK\_DYN} + \\ & I_{DDINT\_DMA\_DR\_DYN} + I_{DDINT\_DEEPSLEEP} + I_{DDINT\_PVP\_DYN} \end{split}$$

#### Static Component – IDDINT\_DEEPSLEEP

- Accounts for process variation
- · Vast majority of parts will have plenty of headroom to this maximum

#### Dynamic Components

- IDDINT\_CCLK\_DYN Dynamic current from the core clock domain. Depends on the ASF (activities scaling factor) of each core, CCLK frequency, and VDD\_INT
- IDDINT\_SYSCLK\_DYN, IDDINT\_SCLK0\_DYN, IDDINT\_SCLK1\_DYN, and IDDINT\_DCLK\_DYN Dynamic components calculated from the frequency of the clock, VDD\_INT, and an ADI-provided coefficient which was measured for each clock domain.
- · IDDINT\_USBCLK\_DYN Dynamic component that is added if USB is used
- IDDINT\_DMA\_DR\_DYN Dynamic component that represents the total data rate used in non-CCLK clocking domains. Calculated by adding the data rate of each DMA and core driven access to peripherals and L2/external memory. This number is then multiplied by an ADI-provided coefficient and VDD\_INT
- IDDINT\_PVP\_DYN Dynamic current from using the PVP.



## I<sub>DDINT\_DEEPSLEEP</sub> – Static Component of Power (Maximum)

Maximun	Maximum Static Current – IDDINT_DEEPSLEEP (mA)									
		Voltage (VDD_INT)								
Т <sub>,</sub> (°С)	1.190	1.200	1.225	1.250	1.275	1.300	1.320			
-40	1.7	1.8	2.2	2.5	2.7	3.1	3.4			
-20	4.0	4.2	4.6	5.1	5.6	6.2	6.8			
0	8.4	9.0	9.6	10.6	11.5	12.5	13.4			
25	19.0	19.8	21.5	23.2	25.3	27.2	29.0			
40	29.9	31.7	34.4	36.8	40.0	42.8	45.4			
55	46.6	48.9	52.4	56.4	60.6	65.0	68.1			
70	66.4	70.4	75.5	80.6	86.2	92.4	97.9			
85	93.9	99.3	105.9	113.0	120.7	128.9	136.4			
100	137.2	144.2	153.6	163.4	173.9	185.1	194.1			
105	153.8	162.4	172.5	183.4	195.2	207.5	217.5			
115	193.3	203.7	216.2	229.5	243.9	258.6	271.1			
125	236.1	247.2	261.8	277.3	294.0	311.9	326.4			

#### • Static Component (IDDINT\_DEEPSLEEP) is exactly the value in this table

- Recall: Deep Sleep Mode CCLK = SYSCLK = DCLK = SCLK0 = SCLK1 = 0 MHz with Power On
- Specification is a maximum current across process. In other words, Analog Devices does not sell any production grade BF60x parts with IDDINT\_DEEPSLEEP above the values in the table above.
- Changes with VDD\_INT and Tj (junction temperature)

#### VDD\_INT plots of IDD\_INT vs. Temperature follow exponential curve



## IDDINT\_CCLK\_DYN

CCLK Dynamic Current per core (mA, with ASF = 1)									
	Voltage (Vddint)								
f <sub>cclк</sub> (MHz)	1.190	1.200	1.225	1.250	1.275	1.300	1.320		
500	97.9	98.8	101.5	103.9	106.7	109.3	110.8		
450	88.6	89.5	91.9	94.1	96.7	98.9	100.6		
400	79.3	80.1	82.2	84.3	86.5	88.6	90.1		
350	70.0	70.7	72.5	74.4	76.3	78.3	79.4		
300	60.6	61.2	63.0	64.6	66.3	68.0	69.1		
250	51.3	51.8	53.2	54.7	56.3	57.6	58.5		
200	42.0	42.4	43.6	44.8	46.0	47.2	48.2		
150	32.5	32.9	34.0	34.8	35.9	37.0	37.4		
100	23.2	23.5	24.2	25.0	25.7	26.5	26.9		

IDDINT Power Vector	ASF
IDD-PEAK	1.34
IDD-HIGH	1.25
IDD-FULL-ON_TYP	1.00
IDD-APP	0.86
IDD-NOP	0.72
IDD-IDLE	0.14

IDDINT\_CCLK\_DYN (mA) = (CCLK Dynamic Current per core) · (ASF\_core0 + ASF\_core1)

•CCLK Dynamic Current per core is measured by Analog Devices and can be taken straight from the table above

#### ASF indicates activity level on the core

• 1.00 is Baseline – uses "Typical" application previously defined (See the next slide)

•Core Performing 75% Dual-MAC, 25% Dual-ALU Operations

No DMA Activity

•Core fetches a data pattern from L1 (half the data bits toggling)

- Multipliers are specifications based on characterization
- User must determine which Activity Level most closely matches their own application





## **Activity Scale Factors (ASF)**

DD-IDLE

• Core executing the IDLE instruction only, with no core memory accesses, no DMA, and no interrupts

#### I<sub>DD-NOP</sub>

- Core executing the NOP instruction only, with no core memory accesses, no DMA, and no interrupts
  - · Useful for software delay loops

#### I<sub>DD-APP</sub>

- Core executing an application comprised of 30% dual-MAC instructions and 70% load-store and NOP instructions
- All instructions and data are located in L1 SRAM, and peripherals/DMA are not enabled

I<sub>DD-TYP</sub>

- Same as I<sub>DD-APP</sub> except application is 75% dual-MAC instructions and 25% dual-ALU instructions
  - · Datasheet baseline

#### I<sub>DD-HIGH</sub>

Same as I<sub>DD-APP</sub> except application is 100% dual-MAC instructions

I<sub>DD-PEAK</sub>

- Same as I<sub>DD-HIGH</sub> except with memory DMA moving a data pattern (toggling all bits every access) from L1 Data A memory to L1 Data B memory
- NOTE: The test code used to measure IDD-PEAK represents worst-case processor operation. This activity level is not sustainable under normal application conditions.



## IDDINT\_SYSCLK\_DYN, IDDINT\_SCLK0\_DYN, IDDINT\_SCLK1\_DYN, and IDDINT\_DCLK\_DYN

The following equations are used to estimate clock domain dependent dynamic components:

 $\mathbf{I}_{\text{DDINT}_SYSCLK_DYN} (\mathbf{mA}) = .187 \frac{mA}{MHz \cdot V} \cdot \mathbf{f}_{\text{SYSCLK}} (\text{MHz}) \cdot \mathbf{V}_{\text{DDINT}} (\text{V})$ 

 $\mathbf{I}_{\text{DDINT\_SCLK0\_DYN}}\left(\mathbf{mA}\right) = .217 \frac{mA}{MHz \cdot V} \cdot \mathbf{f}_{\text{SCLK0}}\left(\text{MHz}\right) \cdot \text{V}_{\text{DDINT}}\left(\text{V}\right)$ 

 $\mathbf{I}_{\text{DDINT\_SCLK1\_DYN}} (\mathbf{mA}) = .042 \frac{mA}{MHz \cdot V} \cdot \mathbf{f}_{\text{SCLK1}} (\text{MHz}) \cdot \mathbf{V}_{\text{DDINT}} (\text{V})$ 

 $\mathbf{I}_{\text{DDINT}_\text{DCLK}_\text{DYN}} (\mathbf{mA}) = .024 \frac{mA}{MHz \cdot V} \cdot \mathbf{f}_{\text{DCLK}} (\text{MHz}) \cdot \mathbf{V}_{\text{DDINT}} (\text{V})$ 

These dynamic components are calculated from the frequency of the clock, VDD\_INT, and an ADI-provided coefficient that was measured for each clock domain.





## IDDINT\_USBCLK\_DYN

There is a small dynamic adder to IDDINT when the USB peripheral is used:

Is USB Used?	IDDINT_USBCLK_DYN
Yes	5 mA
No	0 mA





## IDDINT\_DMA\_DR\_DYN

## The following equation is used to estimate the data-rate-dependent dynamic component in BF60x processors:

 $\mathbf{I}_{\text{DDINT}_{\text{DMA}_{\text{DR}_{\text{DYN}}}}(\mathbf{mA}) = .0578 \frac{mA}{MBPS \cdot V} \cdot \text{DataRate (MBPS)} \cdot V_{\text{DDINT}}(V)$ 

The general form of this equation is: IDDINT\_DMA\_DR\_DYN = DRC · DataRate · VDDINT

#### Data Rate

- · Represents the total data rate used in non-CCLK clocking domains
- · Expressed in MBPS (MBytes/second)
- Calculated for the end application by adding the data rate of each DMA and core driven access to and from peripherals and L2/external memory.
- · Because it is expressed in MBPS the frequency is already taken into account
- Basic example for a single peripheral: SPORT receive clock is running at 25 MHz and the SPORT is in DMA mode. 2 data lines are being used:

2 bits/cycle · 25 M cycles/second · 1/8 bytes/bit = 6.25 MBPS

#### **DRC (Data Rate Coefficient)**

- Units are <u>ma</u> <u>ma</u> <u>ma</u>
- · When multiplied by Data Rate and VDDINT the result is IDDINT\_DMA\_DR\_DYN (mA)





## IDDINT\_PVP\_DYN

There is a dynamic adder to IDDINT when the PVP is used: IDDINT\_PVP\_DYN (mA) = PVPSF \* VDD\_INT

PVP Activity Level	<b>PVPSF (PVP Scaling Factor)</b>
High	42.4
Medium	20.0
None	0.0

High – This test case uses the camera pipe and memory pipe with all blocks operating.

Medium – Uses the PVP (memory pipe only) as a co-processor to perform Canny edge detection. The pipe first performs Gaussian low pass filtering on the frame before performing Canny edge detection and classification. Three convolution blocks, the Polar Magnitude and Angle (PMA) block, and the Pixel Edge Classifier (PEC) block are used in the pipe along with the input and output formatters. A continuous stream of 1280x960 frames were used for the test.

None – If the PVP is not used IDDINT\_PVP\_DYN = 0











## How to Read Typical IDD\_INT Data

How is typical power usually defined?

- Nominal VDD\_INT (typical data across the operating voltage range is also available)
- Tjunction = 25° C (typical data across the operating temperature range is also available)
- ASF (Activity Scaling Factor) = 1.0 for each core
- Typical silicon some individual BF60x parts will consume more IDDINT\_DEEPSLEEP (static current) and some individual BF60x parts will consume less IDDINT\_DEEPSLEEP.
- The most useful information is the typical IDDINT\_DEEPSLEEP (static current) since IDDINT\_DEEPSLEEP varies from part to part whereas the rest of the components of IDD\_INT are the same on every part.

#### DO:

- Do use for back of the envelope calculations
- Do use typical data to estimate AVERAGE battery life
- Compare to other manufacturers typical data (carefully because of different definitions of typical)
- Make your own estimate of ASF and I/O Power when using typical data

#### DO NOT

- Do not use typical data to size a power supply
- Do not confuse typical data with maximum data
- Do not assume that all parts are typical
- Do not use typical data for system thermal analysis



#### **ADSP-BF609 Preliminary Typical IDDINT Current**

Conditions: VDD_INT = 1.25V, Junction Temperature = 25C, Typical Silicon									
CCLK SYSCLK SCLK0/1 DCLK IDDINT (									
Current Component	(MHz)	(MHz)	(MHz)	(MHz)	Typical				
Static Current	0	0	0	0	5.1				
Dynamic CCLK Current with both cores running Full-on Typical (ASF = 1)	500	N/A	N/A	N/A	207.8				
Dynamic CCLK Current with core0 running Full-on Typical (ASF = 1) and core1 in Idle	500	N/A	N/A	N/A	118.4				
Dynamic SCLK/DCLK Current with no peripheral activity	0	250	125	250	106.4				

Total Typical Current for VDDINT Power Supply Domain (Core0 : FOT / Core1 : FOT)	319.3
Total Typical Current for VDDINT Power Supply Domain (Core0 : FOT / Core1 : IDLE)	229.9

Note1: FOT is Full-on Typical (ASF = 1)

Note2: CCLK is core clock; SCLKx are peripheral clocks; SYSCLK is the system clock; DCLK is DDR2 clock

Note3: Test case notes:

No peripheral activity

No DDR transactions

No L2 accesses

No USB clocks or activity

No PVP activity

IDDINT current only - No I/O pad current included





WARNING: Typical power is in the middle of the product distribution. A significant number of devices will exceed typical power. It is recommended that maximum power is used for system analysis.

Typical S	Typical Static Current – IDDINT_DEEPSLEEP (mA)									
	Voltage (VDD_INT)									
Т <sub>,</sub> (°С)	1.19	1.200	1.225	1.250	1.275	1.300	1.320			
-40	0.6	0.6	0.7	0.9	1.0	1.1	1.2			
-20	1.1	1.2	1.3	1.4	1.5	1.7	1.8			
0	2.0	2.1	2.3	2.5	2.8	3.2	3.4			
25	4.1	4.2	4.5	5.1	5.4	5.9	6.3			
40	6.9	7.3	7.4	8.4	8.5	9.2	9.7			
55	10.9	11.3	11.8	12.6	13.4	13.9	14.5			
70	17.6	18.0	18.4	19.8	21.4	22.0	23.4			
85	26.5	27.3	28.8	30.6	32.5	33.6	35.9			
100	39.8	40.9	43.0	46.1	48.1	50.4	53.3			
105	45.7	46.7	49.1	52.9	55.2	58.2	61.8			
115	60.2	61.6	64.8	68.2	71.8	75.5	79.7			
125	78.1	79.7	84.2	87.6	93.0	97.9	102.0			

#### • Typical Static Component (typical IDDINT\_DEEPSLEEP) is the value in this table

- Recall: Deep Sleep Mode CCLK = SYSCLK = DCLK = SCLK0 = SCLK1 = 0 MHz with power on
- The data provided is represents the middle of the product distribution. In other words, static power on an individual device may be higher (up to the maximum IDDINT\_DEEPSLEEP specification) or lower
- Changes with VDD\_INT and Tj (junction temperature)

#### VDD\_INT plots of IDD\_INT vs. Temperature follow exponential curve





Power



## **External Power Consumption (PDD\_EXT)**

For each unique group of pins, magnitude depends on

- Number of output pins that switch during each cycle (O)
- Maximum frequency at which they can switch (f)
- Load capacitance (C)
- Voltage swing (VDD\_EXT<sup>2</sup>)
- Utilization factor (U)

#### **External power estimation calculation**

- PDD\_EXT = 1/2 (VDD\_EXT<sup>2</sup>) \* C \* f \* O \* U
  - Model assumes ½ power dissipated by external components
- Equation extends to cover PDD\_DMC





## PDD\_USB & PDD\_TD

- Simulation estimates the worst case IDD\_USB to be 30mA.
- IDD\_TD will not exceed 1 µA





Power

## Hibernate Current/Power





Test Conditions:

VDD\_INT = 0V, VDD\_DMC = 1.8V, VDD\_EXT = 3.3V, VDD\_TD = 3.3V, VDD\_USB = 3.3V, VREF\_DMC = 0.9V, fCLKIN = 0MHz, 25C, USB Wake-up source enabled.

Typical silicon - some individual BF60x parts will consume more hibernate current and some individual BF60x parts will consume less hibernate current.

Total current on IDD\_DMC, IDD\_EXT, IDD\_TD, and IDD\_USB during hibernate: **40uA (typical)** 

Total power consumption on IDD\_DMC, IDD\_EXT, IDD\_TD, and IDD\_USB during hibernate: **130uW (typical)** 





Power

## **Example Power Calculation**



## When should Maximum Power calculations be used?

#### Maximum power calculation is intended to cover the following cases:

#### A) Power Supply sizing

• DO:

- · Use maximum voltage for power supply sizing
- · Use maximum Tjunction (as appropriate for your application maximum Tambient)
- Use highest ASF possible for the application being run (could occur for a short duration in the application code but not sustainable)
- · Calculate each unique voltage domain separately
- DO NOT
  - Do not use typical Idd or nominal voltage or room temperature to size a power supply
  - · Do not use total device power to size a power supply

#### **B)** Total device Thermal Power

- DO:
  - · Use nominal voltages to calculate thermal power
  - · Use maximum Tjunction (as appropriate for your application maximum Tambient)
  - · Use Full-on-Typical or lower ASF (to match realistic application code activity levels)
  - · Calculate total power for all voltage domains
- DO NOT
  - · Do not use typical Idd data or room temperature to calculate thermal power
  - · Do not use maximum voltage (this is not realistic since any transient will exceed max voltage spec)





## **Total Device Thermal Power Example BF60x – Input Data**

The following input data is used to calculate IDD\_INT in this example:

VDDINT (V)	1.25
VDDEXT (V)	3.30
Tjunction (°C)	100
CCLK (MHz)	400
SYSCLK (MHz)	200
SCLK0 (MHz)	50
SCLK1 (MHz)	25
DCLK (MHz)	0
ASF_core0	1.00
ASF core1	0.86

USB, PVP, and DDR memory aren't used. Peripheral usage assumptions are shown on the IDDINT\_DMA\_DR\_DYN and PDD\_EXT pages.



#### First, Obtain Static Component

Static Cu	Static Current – IDDINT_DEEPSLEEP (mA)									
		Voltage (VDD_INT)								
Т <sub>,</sub> (°С)	1.190	1.200	1.225	1.250	1.275	1.300	1.320			
-40	1.7	1.8	2.2	2.5	2.7	3.1	3.4			
-20	4.0	4.2	4.6	5.1	5.6	6.2	6.8			
0	8.4	9.0	9.6	10.6	11.5	12.5	13.4			
25	19.0	19.8	21.5	23.2	25.3	27.2	29.0			
40	29.9	31.7	34.4	36.8	40.0	42.8	45.4			
55	46.6	48.9	52.4	56.4	60.6	65.0	68.1			
70	66.4	70.4	75.5	80.6	86.2	92.4	97.9			
85	93.9	99.3	105.9	113.0	120.7	128.9	136.4			
100	137.2	144.2	153.6	(163.4)	173.9	185.1	194.1			
105	153.8	162.4	172.5	183.4	195.2	207.5	217.5			
115	193.3	203.7	216.2	229.5	243.9	258.6	271.1			
125	236.1	247.2	261.8	277.3	294.0	311.9	326.4			

#### **Use the Static Current table**

• VDD\_INT = 1.25 V, T<sub>J</sub> = 100 C

• IDDINT\_DEEPSLEEP = 163.4 mA



## Calculate the IDDINT\_CCLK\_DYN Component

CCLK Dynamic Current per core (mA, with ASF = 1)									
	Voltage (VDDINT)								
f <sub>cclк</sub> (MHz)	1.190	1.200	1.225	1.250	1.275	1.300	1.320		
500	97.9	98.8	101.5	103.9	106.7	109.3	110.8		
450	88.6	89.5	91.9	94.1	96.7	98.9	100.6		
400	79.3	80.1	82.2	84.3	86.5	88.6	90.1		
350	70.0	70.7	72.5	74.4	76.3	78.3	79.4		
300	60.6	61.2	63.0	64.6	66.3	68.0	69.1		
250	51.3	51.8	53.2	54.7	56.3	57.6	58.5		
200	42.0	42.4	43.6	44.8	46.0	47.2	48.2		
150	32.5	32.9	34.0	34.8	35.9	37.0	37.4		
100	23.2	23.5	24.2	25.0	25.7	26.5	26.9		

IDDINT Power Vector	ASF
IDD-PEAK	1.34
IDD-HIGH	1.25
IDD-FULL-ON_TYP	1.00
IDD-APP	0.86
IDD-NOP	0.72
IDD-IDLE	0.14

 $VDD_INT = 1.25 V, f_{CCLK} = 400 MHz$ 

#### ASF highly dependent on application

One core is running peak activity and the other is running typical

IDDINT\_CCLK\_DYN (mA) = (CCLK Dynamic Current per core) · (ASF\_core0 + ASF\_core1) IDDINT\_CCLK\_DYN (mA) = 84.3 · (1.00 + 0.86) = 156.8 mA



## Calculate IDDINT\_SYSCLK\_DYN, IDDINT\_SCLK0\_DYN, IDDINT\_SCLK1\_DYN, and IDDINT\_DCLK\_DYN

SYSCLK (MHz)	200
SCLK0 (MHz)	50
SCLK1 (MHz)	25
DCLK (MHz)	0

IDDINT\_SYSCLK\_DYN (mA) =  $.187 \cdot \text{fSYSCLK}$  (MHz)  $\cdot \text{VDDINT}$  (V) IDDINT\_SYSCLK\_DYN (mA) =  $.187 \cdot 200 \text{ MHz} \cdot 1.25 \text{ V} = 46.75 \text{ mA}$ 

IDDINT\_SCLK0\_DYN (mA) =  $.217 \cdot \text{fSCLK0}$  (MHz)  $\cdot \text{VDDINT}$  (V) IDDINT\_SCLK0\_DYN (mA) =  $.217 \cdot 50$  MHz  $\cdot 1.25$  V = 13.56 mA

IDDINT\_SCLK1\_DYN (mA) =  $.042 \cdot \text{fSCLK1}$  (MHz)  $\cdot \text{VDDINT}$  (V) IDDINT\_SCLK1\_DYN (mA) =  $.042 \cdot 25 \text{ MHz} \cdot 1.25 \text{ V} = 1.31 \text{ mA}$ 

IDDINT\_DCLK\_DYN (mA) =  $.024 \cdot \text{fDCLK}$  (MHz)  $\cdot \text{VDDINT}$  (V) IDDINT\_DCLK\_DYN (mA) =  $.024 \cdot \text{0MHz} \cdot 1.25 \text{ V} = 0 \text{ mA}$ 





 $\mathbf{I}_{\text{DDINT}_{\text{DMA}_{\text{DR}_{\text{DYN}}}}(\mathbf{mA}) = .0578 \frac{mA}{MBPS \cdot V} \cdot \text{DataRate (MBPS)} \cdot \mathbf{V}_{\text{DDINT}}(\mathbf{V})$ 

Peripheral	Freq (Hz)	# of Data Bits	Data Rate (MBPS)
8-bit PPI	2.70E+07	8	25.75
SPORT0	4.00E+06	2	0.95
SPORT1	4.00E+06	2	0.95
UART	1.15E+05	2	0.03
Total Data	Rate (MBPS)		<u>27.68</u>

IDDINT\_DMA\_DR\_DYN = 0.0578 · DataRate · VDDINT = 0.0578 · 27.68 · 1.25 = 2.00 mA

IDDINT\_USBCLK\_DYN = IDDINT\_PVP\_DYN = 0 mA because USB and PVP aren't used in this example



## **IDD\_INT Total & PDD\_INT Calculation**

 $I_{DDINT} = I_{DDINT\_CCLK\_DYN} + I_{DDINT\_SYSCLK\_DYN} + I_{DDINT\_SCLK0\_DYN} + I_{DDINT\_SCLK1\_DYN} + I_{DDINT\_DCLK\_DYN} + I_{DDINT\_USBCLK\_DYN} + I_{DDINT\_DMA\_DR\_DYN} + I_{DDINT\_DEEPSLEEP} + I_{DDINT\_PVP\_DYN}$ 

Component	Current (mA)			
IDDINT_DEEPSLEEP (max)	163.40			
IDDINT_CCLK_DYN	156.80			
IDDINT_SYSCLK_DYN	46.75			
IDDINT_SCLK0_DYN	13.56			
IDDINT_SCLK1_DYN	1.31			
IDDINT_DCLK_DYN	0.00			
IDDINT_USBCLK_DYN	0.00			
IDDINT_DMA_DR_DYN	2.00			
IDDINT_PVP	0.00			
Total IDDINT	383.82			

 $P_{DD_{INT}} = IDD_{INT} \times V_{DD_{INT}}$  $P_{DD_{INT}} = 383.82 \text{ mA x } 1.25 \text{ V}$  $P_{DDINT} = \underline{479.78 \text{ mW}}$ 



## **Calculating PDD\_EXT**

Peripheral	Freq (Hz)	# of Output Pins	C/pin (F)	Toggle ratio	Util	VDD_EXT (V)	Pout @ 3.30V (mW)
8-bit PPI	2.70E+07	9	3.00E-11	1	1	3.30	39.69
SPORT0	4.00E+06	2	3.00E-11	1	1	3.30	1.31
SPORT1	4.00E+06	2	3.00E-11	1	1	3.30	1.31
UART	1.15E+05	2	3.00E-11	1	0.25	3.30	0.01
Total Peripheral Power Dissipation @ 3.3V (estimated)						PDD_EXT	42.32



## **Total Power Consumption**

- PDD\_TOT =  $\Sigma P_{DDn}$  where n = each V<sub>DD</sub> domain
- For this example ADSP-BF60x application:
  - PDD\_TOT = PDD\_INT + PDD\_EXT
  - PDD\_TOT = 479.78 mW + 42.32 mW
  - PDD\_TOT = <u>522.1 mW</u>





## **Questions?**

#### E-mail processor.support@analog.com

