

# 数据转换：简化难题

实现更高信号处理性能的高级技术

李云梅，应用工程师 亚洲技术支持中心






## 今日议程

- ▶ 信号链中的数据转换器
- ▶ 数据转换基础
- ▶ **ADC**驱动
- ▶ 输入结构
- ▶ 影响**ADC**性能的因素（时钟，基准电压，电源）
- ▶ 面向高速和高分辨率的**DAC**




# 物理信号到电子信号的转换和处理





## 模拟域和数字域 ----为什么要转换为数字信号?

- ▶ 模拟信号是连续的，并提供整个信号
- ▶ 数字信号仅捕捉整个信号的一部分
- ▶ 数字处理的优势
  - 提高信号分析能力
  - 更鲁棒的存储方式
  - 更精确的传输
- ▶ 模拟处理的优势
  - 成本低
  - 复杂性低
  - 处理时间短
- ▶ 数据采集系统的开发目标是尽量降低采样过程的影响

# 采用外部基准电压的基本ADC





# 单极性二进制代码，4位转换器

BASE 10 NUMBER	SCALE	+10 V FS	BINARY
+15	+FS - 1 LSB = 15/16 FS	9.375	1111
+14	+7/8 FS	8.750	1110
+13	+13/16 FS	8.125	1101
+12	+3/4 FS	7.500	1100
+11	+11/16 FS	6.875	1011
+10	+5/16 FS	6.250	1010
+9	+9/16 FS	5.625	1001
+8	+1/2 FS	5.000	1000
+7	+7/16 FS	4.375	0111
+6	+3/8 FS	3.750	0110
+5	+5/16 FS	3.125	0101
+4	+1/4 FS	2.500	0100
+3	+3/16 FS	1.875	0011
+2	+1/8 FS	1.250	0010
+1	1 LSB = +1/16 FS	0.625	0001
0	0	0.000	0000

# 双极性代码 (4位转换器)

BASE 10 NUMBER	SCALE	±5V FS	OFFSET BINARY	TWOS COMP.	ONES COMP.	SIGN MAG.
+7	+FS - 1LSB = +7/8 FS	+4.375	1 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1
+6	+3/4 FS	+3.750	1 1 1 0	0 1 1 0	0 1 1 0	0 1 1 0
+5	+5/8 FS	+3.125	1 1 0 1	0 1 0 1	0 1 0 1	0 1 0 1
+4	+1/2 FS	+2.500	1 1 0 0	0 1 0 0	0 1 0 0	0 1 0 0
+3	+3/8 FS	+1.875	1 0 1 1	0 0 1 1	0 0 1 1	0 0 1 1
+2	+1/4 FS	+1.250	1 0 1 0	0 0 1 0	0 0 1 0	0 0 1 0
+1	+1/8 FS	+0.625	1 0 0 1	0 0 0 1	0 0 0 1	0 0 0 1
0	0	0.000	1 0 0 0	0 0 0 0	*0 0 0 0	*1 0 0 0
-1	- 1/8 FS	-0.625	0 1 1 1	1 1 1 1	1 1 1 0	1 0 0 1
-2	- 1/4 FS	-1.250	0 1 1 0	1 1 1 0	1 1 0 1	1 0 1 0
-3	- 3/8 FS	-1.875	0 1 0 1	1 1 0 1	1 1 0 0	1 0 1 1
-4	-1/2 FS	-2.500	0 1 0 0	1 1 0 0	1 0 1 1	1 1 0 0
-5	-5/8 FS	-3.125	0 0 1 1	1 0 1 1	1 0 1 0	1 1 0 1
-6	-3/4 FS	-3.750	0 0 1 0	1 0 1 0	1 0 0 1	1 1 1 0
-7	- FS + 1LSB = -7/8 FS	-4.375	0 0 0 1	1 0 0 1	1 0 0 0	1 1 1 1
-8	- FS	-5.000	0 0 0 0	1 0 0 0		

CODES NOT NORMALLY USED

	ONES COMP.	SIGN MAG.
* 0+	0 0 0 0	0 0 0 0
* 0-	1 1 1 1	1 0 0 0

# 最低有效位(LSB)的大小

分辨率 N	$2^N$	电压 (10V FS)	ppm FS	% FS	dB FS
2位	4	2.5 V	250,000	25	-12
4位	16	625 mV	62,500	6.25	-24
6位	64	156 mV	15,625	1.56	-36
8位	256	39.1 mV	3,906	0.39	-48
10位	1,024	9.77 mV (10 mV)	977	0.098	-60
12位	4,096	2.44 mV	244	0.024	-72
14位	16,384	610 $\mu$ V	61	0.0061	-84
16位	65,536	153 $\mu$ V	15	0.0015	-96
18位	262,144	38 $\mu$ V	4	0.0004	-108
20位	1,048,576	9.54 $\mu$ V (10 $\mu$ V)	1	0.0001	-120
22位	4,194,304	2.38 $\mu$ V	0.24	0.000024	-132
24位	16,777,216	596 nV*	0.06	0.000006	-144

\*600nV是10kHz带宽下2.2k $\Omega$ 电阻在25 $^{\circ}$  C时的约翰逊噪声,  $v_n = \text{sqrt}(4kTR\Delta f)$

## 实际应用对数据转换器分辨率的要求



### ▶ 仪器仪表测量

- 传感器分辨率/精度 $0.5\% = 1/200$
- 8位相当于 $1/256$  -- 数字化会丢失信息
- 10倍传感器分辨率 =  $1/2000$  -- 12位相当于 $1/4096$
- 也可以由显示要求决定

### ▶ 动态信号测量

- 在5%满量程输入下，音频系统需要优于0.1%的失真
- 相当于 $1/20,000$  -- 16位相当于 $1/65,536$

# 理想3位DAC和ADC的传递函数



## 数据转换器的主要误差（直流参数）

### ▶ 仪器仪表和测量

- 用LSB(最低有效位)、% FS、ppm FS表示
- 失调误差 - 改变第一个码字所需的输入电平
- 增益/满量程误差 - 改变最后一个码字所需的输入电平
- 非线性度 – 码字与从0到FS的直线偏差
- 微分非线性度 – 相邻码字间差异与1 LSB的偏差
- 转换噪声 - ADC在码字中点的不确定性

## 数据转换器的主要误差（交流参数）

- ▶ 动态系统

- ▶ 信纳比(SINAD):

信号幅度均方根值与包括谐波但直流除外的所有其他频谱成分的方和根(RSS)平均值之比。

- ▶ ENOB（有效位数）：

$$\text{ENOB} = \frac{\text{SINAD} - 1.76\text{dB}}{6.02\text{dB}}$$

- ▶ 信噪比(SNR)或不含谐波的信噪比:


信号幅度均方根值与除前5次谐波和直流以外的所有其他频谱成分的方和根(RSS)平均值之比

- ▶ SFDR（无杂散动态范围）目标带宽内不含频率噪声杂散的信号动态范围

# 量化数据转换器 动态性能

- ▶ 谐波失真
- ▶ 最差谐波
- ▶ 总谐波失真(THD)
- ▶ 总谐波失真加噪声(THD + N)
- ▶ 信纳比(SINAD或S/N +D)
- ▶ 有效位数(ENOB)
- ▶ 信噪比(SNR)
- ▶ 模拟带宽（全功率、小信号）
- ▶ 无杂散动态范围(SFDR)
- ▶ 双音交调失真
- ▶ 多音交调失真
- ▶ 噪声功率比(NPR)
- ▶ 邻道泄漏比(ACLR)
- ▶ 噪声系数
- ▶ 建立时间，过压恢复时间

# 量化与量化噪声




量化  
误差函数




量化噪声误差：均方根值为 $LSB/3.464$


# 码转换噪声与DNL的组合效应



# 理想ADC采样 3种不同频率，采样结果相同




# 理想ADC采样 一旦采样，信息就会丢失




## 奈奎斯特准则

- ▶ 最高频率为 $f_a$ 的信号必须以 $f_s > 2f_a$ 的速率采样，否则关于该信号的信息将会因为混叠而丢失。
- ▶ 只要 $f_s < 2f_a$ ，结果就会发生混叠
- ▶ 如果一个信号具有 $f_a$ 和 $f_b$ 之间的频率，则为了防止混叠成分与信号频率重叠，必须以 $f_s > 2(f_b - f_a)$ 的速率进行采样。
- ▶ 混叠概念广泛用于通信应用，如直接中频数字转换等。


模拟信号 $f_a$  (采样时钟 $f_s$ ) 具有镜像 (混叠), 具体位于 $|\pm Kf_s \pm f_a|$ , 其中 $K = 1, 2 \dots$



# 过采样降低对基带抗混叠滤波器的要求



阻带衰减 = DR  
过渡带:  $f_a$  至  $f_s - f_a$   
转折频率:  $f_a$




阻带衰减 = DR  
过渡带:  $f_a$  至  $Kf_s - f_a$   
转折频率:  $f_a$


## 数据转换器采用差分模拟输入接口的优势

- ▶ 差分输入会导致相当于单端两倍的信号摆幅（对于低电压单电源工作模式尤其重要）
- ▶ 差分输入有助于抑制偶次失真
- ▶ 诸多IF/RF成分（如SAW滤波器和混频器）都是差分信号
- ▶ 差分输入可抑制共模ADC开关噪声，包括来自混频器和滤波器的LO馈通
- ▶ 差分ADC设计可提供优于单端设计的内部成分匹配和跟踪。调整需求较低
- ▶ 如果以单端方式驱动，则会导致失真和噪声性能下降
- ▶ 然而，许多信号源都是单端的，因此，差分放大器可用作单端转差分转换器

# 在+5V应用中ADA4941驱动AD7690 18位PuISAR® ADC



## 仔细确定降噪滤波器的位置 减少运算放大器噪声的影响



放大器噪声在放大器带宽或  
**ADC**带宽二者中较小的带宽  
内积分

放大器噪声仅在滤波器带宽  
内积分


ADC通常具有极高的输入带宽，经常远大于 $f_s/2$

低失真驱动放大器通常具有高带宽

将一个简单的LPF或BPF置于放大器与ADC之间是一种有效的降噪手段

滤波器的输出电容吸收一部分ADC输入瞬态电流。

# ADA4937-1在+5V直流耦合应用中驱动AD6645




输出噪声 =  $5\text{nV}/\sqrt{\text{Hz}} \sqrt{1.57 \times 270 \times 10^6} = 103\mu\text{V rms}$

输出 SNR =  $20 \log \frac{0.778}{103 \times 10^{-6}} = 77.6\text{dB}$


AD6645规格:  
输入带宽 = 270MHz  
1 LSB = 134μV  
SNR = 75dB

# 缓冲和无缓冲差分ADC输入结构






# 无缓冲CMOS ADC (AD9236 12位、80 MSPS) 在采样模式和保持模式下的串联输入阻抗






# 添加匹配模拟抗混叠滤波器网络前后

无网络




有网络




SFDR改善13.4 dB, SNR改善10.7 dB

注意：测量时的最大增益为35 dB（增益代码255，高增益模式），所用采样时钟为76.8 MHz


# 相对于ADC输入测量有效孔径延时



# 孔径抖动和 采样时钟抖动的影响




# 抖动引起的理论SNR和ENOB 与满量程正弦波模拟输入频率






# 从模拟电源去除电容后AD9445评估板的SNR图



# 从数字电源去除电容后AD9445评估板的SNR图



## ADC基准电压

- ▶ **输入电平与基准电压相比较**
  - ADC精度是相对于基准电压的精度而言
- ▶ **内部基准电压源**
  - 简单易用、成本低
  - 基准电压源已针对ADC性能进行调整
  - 性能规格包括一切
- ▶ **外部基准电压源**
  - 可以选择以实现更高的绝对精度
  - 多ADC系统可以共用一个基准电压源
  - 传感器驱动器和ADC共用基准电压源
- ▶ **电源用作基准电压源**
  - 多数情况下成本最低
  - 噪声是最大问题
  - 容差和漂移可能会使精度降低



## VOLTAGE REFERENCE SELECTION AND EVALUATION WIZARD

This tool helps find the best voltage reference for your application based on design parameters and estimate its output based on various error sources. To search voltage references by additional product parameters, try the [parametric search](#). Also, if you'd like to work offline, try our [downloadable version of the Reference Wizard](#).

Voltage Reference Selection Wizard

Voltage Reference Evaluator

You are currently using the **Voltage Reference Selection Wizard** portion of the tool. Enter your design parameters below and click **Find Parts**. A list of suitable references will be displayed in the table below. Click on the **Evaluate** button within the table to launch the **Voltage Reference Evaluator**.

### STEP 1: Enter Input Parameters

Desired Output Voltage (nominal): ?

5 V

Input Voltage (max): ?

10.0 V

For a desired output voltage of 5V, input voltage must be between -15 and 40V

Error Budget: ?

± 0.50  total ppm  mV  %

Allowable drift range: 5V ± 25.00mV (±0.50%)

Operating Temperature Range: ?

-40.0 - 125.0 °C

Find Parts



## Design Tools: ADIsimADC™ (Full Feature Version)

[Instructions](#) | [Glossary](#) | [Parametric Search](#) | [Request New Model](#) | [Submit Feedback](#) | [Print Results](#)

### AD9642

[Product Page](#) [Data Sheets](#)

Powered by National Instruments LabVIEW

#### STEP 1: Select an ADC Part

Select from Available (Modeled) Parts

14 Bit, 250 MSPS, AD9642-250

-- OR --

Perform a Part Search

Encode Rate: 100 MSPS

(optional)

# of Bits: 14

SNR: 65 dB

SFDR: dB

Generate Suggested Parts List

Suggested Parts (Best Fit)

#### STEP 2: Enter Operating Conditions


FFT Type: Single Tone

Amplitude: -0.5 dBFS output

Frequency: 25 MHz

Encode Rate: 250 MSPS

Encode Jitter: 2 pSec



Results:

<b>SNR:</b>	67.75 dB	<b>Fund:</b>	-0.51 dBFS	<b>Worst Other:</b>	-100.91 dBc
<b>SFDR:</b>	88.00 dBc	<b>2nd:</b>	-89.44 dBc	<b>Noise Floor:</b>	-110.40 dBc
<b>SINAD:</b>	67.68 dBc	<b>3rd:</b>	-88.00 dBc		
<b>THD:</b>	85.52 dBc	<b>4th:</b>	-109.89 dBc		
<b>ENOB:</b>	10.95 Bits	<b>5th:</b>	-104.77 dBc		

Log:

The specified encode rate is an integer multiple of the entered signal frequency. This relationship leads to degraded performance and should be avoided. The quantization noise tends to be concentrated at harmonics of the fundamental leading to dramatically reduced SFDR. For better performance choose an encode rate

[Send Feedback](#)


## VisualAnalog™

For designers who are selecting or evaluating high speed ADCs, VisualAnalog™ is a software package that combines a powerful set of simulation and data analysis tools with a user-friendly graphical interface. Many designers are familiar with ADCAnalyzer - a tool that models ADC performance with varying input frequencies and sample rates. VisualAnalog takes this concept further by allowing designers to customize their input signal and data analysis. An input signal can be constructed from sine waves, noise sources, and vector data to see how an ADC will perform in real world conditions. The data analysis functions are expanded from the basic FFTs that are available in ADCAnalyzer as well. Customizable calculations allow designers to predict adjacent channel power ratio (ACPR) and display I/Q constellation plots on simulated ADC outputs or data collected from evaluation boards. VisualAnalog™ is also used as a controller for a new data capture board (HSC-ADC-EVALCZ).

- Configure ADC evaluation boards with [HSC-ADC-EVALC](#) or [HSC-ADC-EVALB](#) data capture kit
- Analyze data from [HSC-ADC-EVALC](#)
- Model ADC performance with complex input waveforms
- Plot I & Q constellations
- Create customized power calculations
  - NPR
  - ACPR
- See [3 videos](#) that describe the features and benefits of VisualAnalog™ and how to interface VisualAnalog™ to an evaluation board.

Download  
VisualAnalog™

See also [VisualAnalog™ User's Guide](#) (pdf)



## SPIController


The high speed ADC SPI program allows the user to control advanced features on high speed, analog-to-digital converters (ADCs) with SPI capability. A complete list of features can be found in the specific product's data sheet and in the Application Note: [High Speed ADC SPI Control Software](#) (pdf).

- Microsoft .NET Framework 3.5 is required by parts of this program and should be installed if not already on the target machine.
- Generates end use C source code;
- Generates assembly code for PIC12F629;
- Uses standard USB port interface;
- Works with [HSC-ADC-EVALB](#) (FIFO-based) and [HSC-ADC-EVALC](#) (FPGA-based) data acquisition kits





Download SPIController  
(.exe)





# 模拟转电子信号处理




# DAC信号结构




# DAC $\sin x/x$ 滚降 (幅度归一化)




# 需要LPF来抑制镜像频率




$f_o = 10 \text{ MHz}$ 时的模拟滤波器要求:  
 $f_c = 30 \text{ MSPS}$ , 且 $f_c = 60 \text{ MSPS}$






上例中,  $F_{OUT} = 0.453 F_s$

当DAC输出( $F_{OUT}$ )接近奈奎斯特频率时, 镜像变得非常靠近, 因而非常难以从信号中滤除。




- 标准DAC的最大输出频率是 $\text{FCLOCK} \div 2$ （奈奎斯特速率）。
- 在插值DAC中，数字插值滤波器和PLL时钟倍频器用于将DAC的输入数据速率变为时钟速率的x倍。
- 在x倍FSIGNAL处产生镜像，使正弦函数更平滑，并简化滤波器要求和数字接口。

# AD9122 TxDAC® 16位 DAC内核



08281-002

# 过采样插值TxDAC®的简化框图



TYPICAL APPLICATION:  $f_c = 160\text{MSPS}$


$f_o = 50\text{MHz}$

$K = 2$


Image Frequency =  $320 - 50 = 270\text{MHz}$

# AD9772: 2倍插值与奈奎斯特DAC

## 奈奎斯特DAC



## AD9772 DAC



## 内容回顾

- ▶ 信号链中的数据转换器
- ▶ 数据转换基础
- ▶ **ADC**驱动
- ▶ 输入结构
- ▶ 影响**ADC**性能的因素（时钟，基准电压，电源）
- ▶ 面向高速和高分辨率的**DAC**

# 本研讨会涉及的设计资源



## ► 设计工具与资源:

名称	描述	URL
ADIsimADC	以真实应用展示ADC的动态性能	
基准电压源选型向导		
Visual Analog		
SPI控制器		


## ► 前往我们的**EngineerZone**®支持社区，在线提出技术问题、交流思想

- 从主页上选择一个技术领域：
  - [ez.analog.com](http://ez.analog.com)
- 点击此处访问设计峰会专区：
  - [www.analog.com/DC13community](http://www.analog.com/DC13community)



# 前往展厅，了解16位、250 kSPS、8通道、隔离数据采集系统


- ▶ **Circuits from the Lab<sup>®</sup>**实验室电路 **CN0254**是高性价比、高度集成的16位、250 kSPS、8通道数据采集系统，可对±10 V工业级信号进行数字化转换。该电路还可在测量电路与主机控制器之间提供2500 V rms隔离，整个电路采用隔离式PWM控制5 V单电源供电。



该演示板有售：

[www.analog.com/DC13-hardware](http://www.analog.com/DC13-hardware)



# 16位、250 kSPS、8通道隔离数据采集系统— CN0254



\*CONNECTS TO 3 OTHER + INPUTS OF QUAD AD8608.

《数据转换手册》由Walt Kester（Newnes, 2005）编辑，专为经常使用数据转换器和相应电路的设计工程师而著。此书包括数据转换器历史、数据采样系统基础、数据转换器架构、数据转换器工艺技术、数据转换器的测试、数据转换器接口技术、数据转换器支持电路、数据转换器应用以及硬件设计技巧。它可能是涵盖内容最广的数据转换器相关产品书籍。此书最后一章讨论了一些实际问题，包括常见问题以及无源器件非理想特性的处理方法。

您可以从自己最喜欢的书商处[购买](#)《数据转换手册》。



可通过下列相应的链接下载《基本线性设计》研讨会笔记原版中的各个章节（或包含所有章节的zip文件）：

[http://www.analog.com/library/analogDialogue/archives/39-06/data\\_conversion\\_handbook.html](http://www.analog.com/library/analogDialogue/archives/39-06/data_conversion_handbook.html)





# 谢谢!

ADI中国地区技术支持热线：4006 100 006

ADI中国地区技术支持信箱：[china.support@analog.com](mailto:china.support@analog.com)

ADI中文技术论坛：[ezchina.analog.com](http://ezchina.analog.com)

ADI样片申请网址：<http://www.analog.com/zh/sample>

