






Interface Definition



Quectel Technology		
DRAWN BY <NAME HERE>	PROJECT EC20_R2.0-MINIPCIE	TITLE Moudle_Interface
CHECKED BY <NAME HERE>	SIZE A2	VER 1.02
SHEET 1 of 4		<2013.7>

$$V_{out} = [(R203 + R204) / R204] * 0.6$$




Typ.=3.53 I_{in_limit}=4A




Quectel Technology

DRAWN BY <NAME HERE>	PROJECT EC20_R2.0-MINIPCIE	TITLE Power_Design
CHECKED BY <NAME HERE>	SIZE A2	VER 1.02
SHEET 2 of 4		<2013.7>

MINI PCI Express Interface Definition




Control Circuit




Quectel Technology		
DRAWN BY <NAME HERE>	PROJECT EC20_R2.0-MINIPCI-E	TITLE MINI-PCI-E Interface
CHECKED BY <NAME HERE>	SIZE A2	VER 1.02
SHEET 3 of 4		<2013.7>


Main Antenna Interface



DIV Antenna Interface



USIM



Quectel Technology

DRAWN BY <NAME HERE>	PROJECT EC20_R2.0-MINIPCIE	TITLE RF Connector
CHECKED BY <NAME HERE>	SIZE A2	VER 1.02
	SHEET 4 of 4	<2013.7>