

超低功耗、轨到轨输出、全差分放大器

查询样品: THS4531A

特性

- 超低功耗:
 - 电压: 2.5V 至 5.5V
 - 电流: 250µA
 - 省电模式: 0.5µA (典型值)
- 全差分架构
- 带宽: 36MHz
- 转换速率: 200V/µs
- 总谐波失真 (THD): 1kHz (1V_{RMS}, R_L=2kΩ) 时为 -120dBc
- 输入电压噪声:10nV/√Hz(f=1kHz)
- 高 DC 精度:
 - V_{OS} : $\pm 100 \mu V$
 - V_{os}漂移: ±3µV/°C (-40°C 至 +125°C)
 - A_{OL}: 114dB
- 轨到轨输出 (RRO)
- 负电源轨输入 (NRI)
- 输出共模控制

应用范围

- 低功耗逐次逼近 (SAR),三角积分模数转换器 (ADC) 驱动器
- 低功耗、高性能:
 - 差分到差分放大器
 - 单端到差分放大器
- 低功耗、宽带宽差分驱动器
- 低功耗、宽带宽差分信号调节
- 高通道数量和功率密集系统

说明

THS4531A 是一款低功耗、完全差分运算放大器,此放大器具有低于负电源轨和轨到轨输出的输入共模范围。 此器件设计用于能耗和功率耗散都十分关键的低功率数据采集系统和高密度应用。

此器件特有精确输出共模控制,此控制可实现驱动模数转换器 (ADC) 时的 dc 耦合。 与低于负电源轨和轨到轨输出的输入共模范围相耦合,此控制可只使用 2.5V 至 5V 的单电源轻松实现单端接地基准信号源与逐次逼近 (SAR) 的连接和三角积分(ΔΣ) ADC 的对接。

THS4531A 也是一款用于通用、低功率差分信号调节 应用的实用工具。

THS4531A 可在介于 -40℃ 至 +125℃ 的扩展工业温度范围内运行。 可提供下列封装选项:

- 8 引脚小外形尺寸集成电路 (SOIC) (微型小外形尺寸 (MSOP)) 和超薄型小外形尺寸 (VSSOP) (D 和DGK) 封装
- 10 引脚超薄四方扁平无引线封装 (WQFN)(RUN)




图 1. 音频分析仪上的 1kHz 快速傅里叶变换 (FFT) 幅 值频率

表 1. 相关产品

器件	带宽 (BW) (MHz)	I _Q (mA)	100kHz 下的总谐波 失真 (THD)(dBc)	V _N (nV/√Hz)	轨到轨
THS4521	145	1.14	-120	4.6	输出
THS4520	570	15.3	-114	2	输出
THS4121	100	16	-79	5.4	输入/输出
THS4131	150	16	-107	1.3	否



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION(1)

PRODUCT	CHANNEL COUNT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	1	SOIC-8	D	-40°C to +125°C	T4531A	THS4531AID	Rails, 75
	1	SOIC-8	D	-40°C (0 +125°C	T4531A	THS4531AIDR	Tape and reel, 2500
TUCAEDAA	1	VSSOP-8	DCK	-40°C to +125°C	531A	THS4531AIDGK	Rails, 80
THS4531A	1	V330P-8	DGK	-40°C (0 +125°C	531A	THS4531AIDGKR	Tape and reel, 2500
	1	WQFN-10	DUN	-40°C to +125°C	531A	THS4531AIRUNT	Tape and reel, 250
	1	WQFN-10	RUN	-40°C (0 +125°C	531A	THS4531AIRUNR	Tape and reel, 3000

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

		VALUE	UNITS
Supply voltage, V _{S-} to V _{S+}		5.5	
Input/output voltage	e, V _{IN±} , V _{OUT±} , and V _{OCM} pins	$(V_{S-}) - 0.7$ to $(V_{S+}) + 0.7$	V
Differential input v	oltage, V _{ID}	1	V
Continuous output	current, I _O	50	mA
Continuous input current, I _i		0.75	mA
Continuous power	ontinuous power dissipation See T		1
Maximum junction	temperature, T _J	150	°C
Operating free-air	temperature range, T _A	-40 to +125	°C
Storage temperatu	ire range, T _{stg}	-65 to +150	°C
Electrostatic	Human body model (HBM)	3	kV
discharge (ESD) ratings:	Charge device model (CDM)	500	V

THERMAL INFORMATION

		THS4531A	THS4531A	THS4531A	
THERMAL METRIC ⁽¹⁾		SOIC (P)	VSSOP (MSOP) (DGK)	WQFN (RUN)	UNITS
		8 PINS	8 PINS	10 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	133	198	163	
θ_{JCtop}	Junction-to-case (top) thermal resistance	78	84	66	
θ_{JB}	Junction-to-board thermal resistance	73	120	113	90/11
ΨЈТ	Junction-to-top characterization parameter	26	19	17	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	73	118	113	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	

(1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。



ELECTRICAL CHARACTERISTICS: V_S = 2.7 V

Test conditions at $T_A = 25^{\circ}C$, $V_{S+} = 2.7$ V, $V_{S-} = 0$ V, $V_{OCM} = open$, $V_{OUT} = 2$ V_{PP} , $R_F = 2$ k Ω , $R_L = 2$ k Ω differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to mid-supply, unless otherwise noted.

PARAMETER	CONDITIONS	MIN TYP M	AX UNITS	TEST LEVEL
AC PERFORMANCE			"	
	V _{OUT} = 100 mV _{PP} , G = 1	34		
Consult airms at he are dissiplific	V _{OUT} = 100 mV _{PP} , G = 2	16	NAL I—	
Small-signal bandwidth	V _{OUT} = 100 mV _{PP} , G = 5	6	MHz	
	V _{OUT} = 100 mV _{PP} , G = 10	2.7		
Gain-bandwidth product	V _{OUT} = 100 mV _{PP} , G = 10	27	MHz	
Large-signal bandwidth	V _{OUT} = 2 V _{PP} , G = 1	34	MHz	
Bandwidth for 0.1-dB flatness	V _{OUT} = 2 V _{PP} , G = 1	12	MHz	
Slew rate, rise/fall, 25% to 75%		190/320	V/µs	
Rise/fall time, 10% to 90%		5.2/6.1	ns	
Settling time to 1%, rise/fall		25/20		
Settling time to 0.1%, rise/fall	V _{OUT} = 2-V step	60/60	ns	
Settling time to 0.01%, rise/fall		150/110	ns	
Overshoot/undershoot, rise/fall		1/1	%	
	f = 1 kHz, V _{OUT} = 1 V _{RMS}	-122		С
2nd-order harmonic distortion	f = 10 kHz	-127	dBc	
	f = 1 MHz	-59		
	f = 1 kHz, V _{OUT} = 1 V _{RMS}	-130		
3rd-order harmonic distortion	f = 10 kHz	-135	dBc	
	f = 1 MHz	-70		
2nd-order intermodulation distortion	f = 1 MHz, 200-kHz tone spacing,	-83	-ID-	
3rd-order intermodulation distortion	V _{OUT} envelope = 2 V _{PP}	-81	dBc	
Input voltage noise	f = 1 kHz	10	nV/√Hz	
Voltage noise 1/f corner frequency		45	Hz	
Input current noise	f = 100 kHz	0.25	pA/√Hz	
Current noise 1/f corner frequency		6.5	kHz	
Overdrive recovery time	Overdrive = 0.5 V	65	ns	
Output balance error	V _{OUT} = 100 mV, f = 1 MHz	-65	dB	
Closed-loop output impedance	f = 1 MHz (differential)	2.5	Ω	



ELECTRICAL CHARACTERISTICS: V_S = 2.7 V (continued)

Test conditions at $T_A = 25^{\circ}C$, $V_{S+} = 2.7$ V, $V_{S-} = 0$ V, $V_{OCM} = open$, $V_{OUT} = 2$ V_{PP} , $R_F = 2$ k Ω , $R_L = 2$ k Ω differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to mid-supply, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL
DC PERFORMANCE						
Open-loop voltage gain (A _{OL})		100	113		dB	Α
	$T_A = +25^{\circ}C$		±100	±400		Α
Input-referred offset voltage	$T_A = 0$ °C to +70°C			±715	μV	
input-referred offset voltage	$T_A = -40$ °C to +85°C			±855	μν	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1300		
	$T_A = 0$ °C to +70°C		±2	±7		
Input offset voltage drift ⁽¹⁾	$T_A = -40$ °C to +85°C		±2	±7	μV/°C	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±3	±9		
	T _A = +25°C		200	250		Α
Input high gurrant	$T_A = 0$ °C to +70°C			275	~ Λ	
Input bias current	$T_A = -40$ °C to +85°C			286	nA	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			305		
	$T_A = 0$ °C to +70°C		0.45	0.55		
Input bias current drift ⁽¹⁾	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.45	0.55	nA/°C	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.45	0.55		
	T _A = +25°C		±5	±50		Α
land offers compart	$T_A = 0$ °C to +70°C			±55	^	
Input offset current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±57	nA .	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±60		
	$T_A = 0$ °C to +70°C		±0.03	±0.1	nA/°C	
Input offset current drift ⁽¹⁾	$T_A = -40$ °C to +85°C		±0.03	±0.1		В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.03	±0.1		
INPUT		•			•	
Common mode input law	$T_A = +25$ °C, CMRR > 87 dB		V _{S-} - 0.2	V _{S-}	V	Α
Common-mode input low	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ CMRR} > 87 \text{ dB}$		V _{S-} - 0.2	V_{S-}	V	В
Common mode input high	T _A = +25°C, CMRR > 87 dB	V _{S+} - 1.2	V _{S+} – 1.1		V	Α
Common-mode input high	$T_A = -40$ °C to +125°C, CMRR > 87 dB	V _{S+} - 1.2	$V_{S+} - 1.1$		V	В
Common-mode rejection ratio		90	116		dB	Α
Input impedance common-mode			200 1.2		10 II 5 I	С
Input impedance differential mode			200 1		kΩ pF	С
OUTPUT						
Single anded output voltage: low	$T_A = +25^{\circ}C$		V _{S-} + 0.06	V _{S-} + 0.2	V	Α
Single-ended output voltage: low	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		V _{S-} + 0.06	V _{S-} + 0.2	V	В
O'code and advantage to the U.S.	T _A = +25°C	V _{S+} - 0.2	V _{S+} - 0.11		.,	Α
Single-ended output voltage: high	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V _{S+} - 0.2	V _{S+} - 0.11		V	В
Output saturation voltage: high/low			110/60		mV	С
	T _A = +25°C	±15	±22		_	Α
Linear output current drive	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	±15			mA	В

⁽¹⁾ Input offset voltage drift, input bias current drift, and input offset current drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.



ELECTRICAL CHARACTERISTICS: V_S = 2.7 V (continued)

Test conditions at $T_A = 25^{\circ}C$, $V_{S+} = 2.7$ V, $V_{S-} = 0$ V, $V_{OCM} = open$, $V_{OUT} = 2$ V_{PP} , $R_F = 2$ k Ω , $R_L = 2$ k Ω differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to mid-supply, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL
POWER SUPPLY						
Specified operating voltage		2.5		5.5	V	В
Outposent energing surrent/sh	$T_A = +25^{\circ}C, \overline{PD} = V_{S+}$		230	330		Α
Quiescent operating current/ch	$T_A = -40$ °C to +125°C, $\overline{PD} = V_{S+}$		270	370	μA	В
Power-supply rejection (PSRR)		87	108		dB	Α
POWER DOWN						
Enable voltage threshold	Specified on above 2.1 V			2.1	V	Α
Disable voltage threshold	Specified off below 0.7 V	0.7				Α
Disable pin bias current	$\overline{PD} = V_{S-} + 0.5 \text{ V}$		50	500	nA	Α
Power-down quiescent current	$\overline{PD} = V_{S-} + 0.5 \text{ V}$		0.5	2	μΑ	Α
Turn-on time delay	Time from \overline{PD} = high to V_{OUT} = 90% of final value, R_L = 200 Ω		650			0
Turn-off time delay	Time from \overline{PD} = low to V_{OUT} = 10% of original value, R_L = 200 Ω		20		ns	С
OUTPUT COMMON-MODE VOLT	AGE CONTROL (V _{OCM})					
Small-signal bandwidth	V _{OCM} input = 100 mV _{PP}		23		MHz	С
Slew rate	V _{OCM} input = 1 V _{STEP}		14		V/µs	С
Gain		0.99	0.996	1.01	V/V	Α
Common-mode offset voltage	Offset = output common-mode voltage – V _{OCM} input voltage		±1	±5	mV	Α
V _{OCM} input bias current	$V_{OCM} = (V_{S+} - V_{S-})/2$		±20	±100	nA	Α
V _{OCM} input voltage range		0.8	0.75 to 1.9	1.75	V	Α
V _{OCM} input impedance			100 1.6		kΩ pF	С
Default voltage offset from $(V_{S+} - V_{S-})/2$	Offset = output common-mode voltage – (V _{S+} – V _{S-})/2		±3	±10	mV	Α



ELECTRICAL CHARACTERISTICS: V_S = 5 V

Test conditions at $T_A = +25^{\circ}C$, $V_{S+} = 5$ V, $V_{S-} = 0$ V, $V_{OCM} = open$, $V_{OUT} = 2$ V_{PP} , $R_F = 2$ k Ω , $R_L = 2$ k Ω differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to mid-supply, unless otherwise noted.

PARAMETER	CONDITIONS	MIN TYP	MAX UNITS	TEST LEVEL
AC PERFORMANCE			"	
	V _{OUT} = 100 mV _{PP} , G = 1	36		
Consultation of the production of	V _{OUT} = 100 mV _{PP} , G = 2	17	NAL 1-	
Small-signal bandwidth	V _{OUT} = 100 mV _{PP} , G = 5	6	MHz	
	V _{OUT} = 100 mV _{PP} , G = 10	2.7		
Gain-bandwidth product	V _{OUT} = 100 mV _{PP} , G = 10	27	MHz	
Large-signal bandwidth	V _{OUT} = 2 V _{PP} , G = 1	36	MHz	
Bandwidth for 0.1-dB flatness	V _{OUT} = 2 V _{PP} , G = 1	15	MHz	
Slew rate, rise/fall, 25% to 75%		220/390	V/µs	
Rise/fall time, 10% to 90%		4.6/5.6	ns	
Settling time to 1%, rise/fall	, av	25/20	ns	
Settling time to 0.1%, rise/fall	V _{OUT} = 2 V _{Step}	60/60	ns	
Settling time to 0.01%, rise/fall		150/110	ns	
Overshoot/undershoot, rise/fall		1/1	%	
	f = 1 kHz, V _{OUT} = 1 V _{RMS}	-122		_
2nd-order harmonic distortion	f = 10 kHz	-128	dBc	С
	f = 1 MHz	-60		
	f = 1 kHz, V _{OUT} = 1 V _{RMS}	-130		
3rd-order harmonic distortion	f = 10 kHz	-137	dBc	
	f = 1 MHz	-71		
2nd-order intermodulation distortion	f = 1 MHz, 200-kHz tone spacing,	-85	dD.	
3rd-order intermodulation distortion	V _{OUT} envelope = 2 V _{PP}	-83	dBc	
Input voltage noise	f = 1 kHz	10	nV/√Hz	
Voltage noise 1/f corner frequency		45	Hz	
Input current noise	f = 100 kHz	0.25	pA/√Hz	
Current noise 1/f corner frequency		6.5	kHz	1
Overdrive recovery time	Overdrive = 0.5 V	65	ns	
Output balance error	V _{OUT} = 100 mV, f = 1 MHz	-67	dB	
Closed-loop output impedance	f = 1 MHz (differential)	2.5	Ω	



ELECTRICAL CHARACTERISTICS: V_S = 5 V (continued)

Test conditions at $T_A = +25^{\circ}C$, $V_{S+} = 5$ V, $V_{S-} = 0$ V, $V_{OCM} = open$, $V_{OUT} = 2$ V_{PP} , $R_F = 2$ k Ω , $R_L = 2$ k Ω differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to mid-supply, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL
DC PERFORMANCE						
Open-loop voltage gain (A _{OL})		100	114		dB	Α
	T _A = +25°C		±100	±400		Α
lanut referred effect voltage	$T_A = 0$ °C to +70°C			±715	\/	
Input-referred offset voltage	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±855	μV	В
	$T_A = -40$ °C to +125°C			±1300		
	$T_A = 0$ °C to +70°C		±2	±7		
Input offset voltage drift ⁽¹⁾	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±2	±7	μV/°C	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±3	±9		
	T _A = +25°C		200	250		Α
	$T_A = 0$ °C to +70°C			279		
Input bias current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			292	nA	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			315		
	T _A = 0°C to +70°C		0.5	0.65		
Input bias current drift ⁽¹⁾	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.5	0.65	nA/°C	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		0.5	0.65		
	T _A = +25°C		±5	±50		Α
	$T_A = 0$ °C to +70°C			±55		
Input offset current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±57	nA	В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±60		
	$T_A = 0$ °C to +70°C		±0.03	±0.1	nA/°C	
Input offset current drift ⁽¹⁾	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±0.03	±0.1		В
	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±0.03	±0.1		
INPUT						
	T _A = +25°C, CMRR > 87 dB		V _S 0.2	V_{S-}		Α
Common-mode input: low	$T_A = -40$ °C to +125°C, CMRR > 87 dB		V _S 0.2	V _{S-}	V	В
	T _A = +25°C, CMRR > 87 dB	V _{S+} - 1.2	V _{S+} -1.1		.,	Α
Common-mode input: high	$T_A = -40$ °C to +125°C, CMRR > 87 dB	V _{S+} - 1.2			V	В
Common-mode rejection ratio		90	116		dB	Α
Input impedance common-mode			200 1.2			С
Input impedance differential mode			200 1		kΩ pF	С
OUTPUT						
	T _A = +25°C		V _{S-} + 0.1	V _S _ + 0.2		Α
Linear output voltage: low	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V _S _ + 0.1	V _S _ + 0.2		В
	T _A = +25°C	V _{S+} - 0.25	V _{S+} - 0.12	-	V	Α
Linear output voltage: high	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V _{S+} - 0.25	V _{S+} - 0.12			В
Output saturation voltage: high/low			120/100		mV	С
Line and and an and a line	T _A = +25°C	±15	±25		^	Α
Linear output current drive	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	±15			mA	В

⁽¹⁾ Input offset voltage drift, input bias current drift, and input offset current drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.



ELECTRICAL CHARACTERISTICS: V_S = 5 V (continued)

Test conditions at T_A = +25°C, V_{S+} = 5 V, V_{S-} = 0 V, V_{OCM} = open, V_{OUT} = 2 V_{PP} , V_{PP} , V_{PP} = 2 V_{PP} , V_{L} = 2 V_{L} differential, V_{L} = 1 V/V, single-ended input, differential output, and input and output referenced to mid-supply, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL
POWER SUPPLY						
Specified operating voltage		2.5		5.5	V	В
	$T_A = 25^{\circ}C, \overline{PD} = V_{S+}$		250	350		Α
Quiescent operating current/ch	$T_A = -40$ °C to 125°C, $\overline{PD} = V_{S+}$		290	390	μA	В
Power-supply rejection (PSRR)		87	108		dB	Α
POWER DOWN						
Enable voltage threshold	Specified on above 2.1 V			2.1		Α
Disable voltage threshold	Specified off below 0.7 V	0.7			V	Α
Disable pin bias current	$\overline{PD} = V_{S-} + 0.5 \text{ V}$		50	500	nA	Α
Power-down quiescent current	$\overline{PD} = V_{S-} + 0.5 \text{ V}$		0.5	2	μΑ	Α
Turn-on time delay	Time from \overline{PD} = high to V_{OUT} = 90% of final value, R_L = 200 Ω		600			
Turn-off time delay	Time from \overline{PD} = low to V_{OUT} = 10% of original value, R_L = 200 Ω		15		ns	С
OUTPUT COMMON-MODE VOLT	AGE CONTROL (V _{OCM})					
Small-signal bandwidth	V _{OCM} input = 100 mV _{PP}		24		MHz	С
Slew rate	V _{OCM} input = 1 V _{STEP}		15		V/µs	С
Gain		0.99	0.996	1.01	V/V	Α
Common-mode offset voltage	Offset = output common-mode voltage – V _{OCM} input voltage		±1	±5	mV	Α
V _{OCM} input bias current	$V_{OCM} = (V_{S+} - V_{S-})/2$		±20	±120	nA	Α
V _{OCM} input voltage range		0.95	0.75 to 4.15	4.0	V	Α
V _{OCM} input impedance			65 0.86		kΩ pF	С
Default voltage offset from (V _{S+} – V _{S-})/2	Offset = output common-mode voltage – (V _{S+} – V _{S-})/2		±3	±10	mV	Α



DEVICE INFORMATION

PIN CONFIGURATIONS

THS4531A	THS4531A
SOIC-8 (D), VSSOP-8 (DGK) PACKAGE (TOP VIEW)	WQFN-10 (RUN) PACKAGE (TOP VIEW)
$ \begin{array}{c c} V_{\text{IN-}} & O \\ 1 & & & & \\ V_{\text{OCM}} & 2 & & & \\ 2 & & & & & \\ 7 & & \overline{PD} \\ V_{S+} & 3 & & & \\ V_{OUT+} & 4 & & & \\ \end{array} $	V _{S+} V _{OUT-} 1

PIN FUNCTIONS

NUMBER	NAME	DESCRIPTION				
THS4531A D, I	THS4531A D, DGK PACKAGE					
1	V _{IN} _	Inverted (negative) output feedback				
2	V_{OCM}	Common-mode voltage input				
3	V_{S+}	Amplifier positive power-supply input				
4	V _{OUT+}	Noninverted amplifier output				
5	V _{OUT}	Inverted amplifier output				
6	V _{S-}	Amplifier negative power-supply input. Note V _S _ tied together on multichannel devices.				
7	PD	Power-down, \overline{PD} = logic low = low power mode, \overline{PD} = logic high = normal operation (PIN MUST BE DRIVEN)				
8	V_{IN+}	Noninverted amplifier input				
THS4531A RU	N PACKA	GE				
1	V _{OUT}	Inverted amplifier output				
2, 8	NC	No internal connection				
3	PD	Power-down, \overline{PD} = logic low = low power mode, \overline{PD} = logic high = normal operation (PIN MUST BE DRIVEN)				
4	V _{IN+}	Noninverted amplifier input				
5	V _{S-}	Amplifier negative power-supply input. Note V _S _ tied together on multichannel devices.				
6	V _{IN} _	Inverting amplifier input				
7	V _{OCM}	Common-mode voltage input				
9	V _{OUT+}	Noninverted amplifier output				
10	V _{S+}	Amplifier positive power-supply input				




TABLE OF GRAPHS


Description	V _S = 2.7 V	V _S = 5 V
Small-signal frequency response	Figure 2	Figure 35
Large-signal frequency response	Figure 3	Figure 36
Large- and small- signal pulse response	Figure 4	Figure 37
Single-ended slew rate vs V _{OUT} step	Figure 5	Figure 38
Differential slew rate vs V _{OUT} step	Figure 6	Figure 39
Overdrive recovery	Figure 7	Figure 40
10-kHz FFT on audio analyzer	Figure 8	Figure 41
Harmonic distortion vs Frequency	Figure 9	Figure 42
Harmonic distortion vs Output voltage at 1 MHz	Figure 10	Figure 43
Harmonic distortion vs Gain at 1 MHz	Figure 11	Figure 44
Harmonic distortion vs Load at 1 MHz	Figure 12	Figure 45
Harmonic distortion vs V _{OCM} at 1 MHz	Figure 13	Figure 46
Two-tone, 2nd and 3rd order intermodulation distortion vs Frequency	Figure 14	Figure 47
Single-ended output voltage swing vs Load resistance	Figure 15	Figure 48
Single-ended output saturation voltage vs Load current	Figure 16	Figure 49
Main amplifier differential output impedance vs Frequency	Figure 17	Figure 50
Frequncy response vs C _{LOAD}	Figure 18	Figure 51
R _O vs C _{LOAD}	Figure 19	Figure 52
Rejection ratio vs Frequency	Figure 20	Figure 53
Turn-on time	Figure 21	Figure 54
Turn-off time	Figure 22	Figure 55
Input-referred voltage noise and current noise spectral density	Figure 23	Figure 56
Main amplifier differential open-loop gain and phase vs Frequency	Figure 24	Figure 57
Output balance error vs Frequency	Figure 25	Figure 58
V _{OCM} small signal frequency response	Figure 26	Figure 59
V _{OCM} large and small signal pulse response	Figure 27	Figure 60
V _{OCM} input impedance vs frequency	Figure 28	Figure 61
Count vs input offset current	Figure 29	Figure 62
Count vs input offset current temperature drift	Figure 30	Figure 63
Input offset current vs temperature	Figure 31	Figure 64
Count vs input offset voltage	Figure 32	Figure 65
Count vs input offset voltage temperature drift	Figure 33	Figure 66
Input offset voltage vs temperature	Figure 34	Figure 67





TYPICAL CHARACTERISTICS: V_s = 2.7V


Test conditions unless otherwise noted: $V_{S+}=2.7~V,~V_{S-}=0V,~CM=open,~V_{OUT}=2Vpp,~R_F=2k\Omega,~R_L=2k\Omega$ Differential, G = 1V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply unless otherwise noted.
















Figure 7.





TYPICAL CHARACTERISTICS: V_s = 2.7V (continued)


Test conditions unless otherwise noted: $V_{S+}=2.7~V,~V_{S-}=0V,~CM=open,~V_{OUT}=2Vpp,~R_F=2k\Omega,~R_L=2k\Omega$ Differential, G=1V/V,~Single-Ended~Input,~Differential~Output,~Input~and~Output~Referenced~to~mid-supply~unless~otherwise~noted.




















TYPICAL CHARACTERISTICS: V_S = 2.7V (continued)


Test conditions unless otherwise noted: $V_{S+}=2.7~V,~V_{S-}=0V,~CM=open,~V_{OUT}=2Vpp,~R_F=2k\Omega,~R_L=2k\Omega$ Differential, G=1V/V,~Single-Ended~Input,~Differential~Output,~Input~and~Output~Referenced~to~mid-supply~unless~otherwise~noted.














3

2

1

0


0


Power Down (V)





TYPICAL CHARACTERISTICS: V_S = 2.7V (continued)


Test conditions unless otherwise noted: $V_{S+}=2.7~V,~V_{S-}=0V,~CM=open,~V_{OUT}=2Vpp,~R_F=2k\Omega,~R_L=2k\Omega$ Differential, G=1V/V,~Single-Ended~Input,~Differential~Output,~Input~and~Output~Referenced~to~mid-supply~unless~otherwise~noted.






















TYPICAL CHARACTERISTICS: V_S = 2.7V (continued)

Test conditions unless otherwise noted: $V_{S+} = 2.7 \text{ V}$, $V_{S-} = 0 \text{V}$, CM = open, $V_{OUT} = 2 \text{Vpp}$, $R_F = 2 \text{k}\Omega$, $R_L = 2 \text{k}\Omega$ Differential, G = 1 V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply unless otherwise noted.











Figure 28.







Figure 31.



TYPICAL CHARACTERISTICS: V_s = 2.7V (continued)

Test conditions unless otherwise noted: $V_{S+}=2.7~V,~V_{S-}=0V,~CM=open,~V_{OUT}=2Vpp,~R_F=2k\Omega,~R_L=2k\Omega$ Differential, G=1V/V,~Single-Ended~Input,~Differential~Output,~Input~and~Output~Referenced~to~mid-supply~unless~otherwise~noted.







Figure 33.


INPUT OFFSET VOLTAGE








TYPICAL CHARACTERISTICS: V_s = 5V


Test conditions unless otherwise noted: $V_{S+}=5$ V, $V_{S-}=0$ V, $V_{OCM}=$ open, $V_{OUT}=2$ Vpp, $R_F=2k\Omega$, $R_L=2k\Omega$ Differential, G=1V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply, $T_A=25$ °Cunless otherwise noted.
















Figure 40.





TYPICAL CHARACTERISTICS: $V_s = 5V$ (continued)


Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{V}$, $V_{OCM} = \text{open}$, $V_{OUT} = 2 \text{Vpp}$, $R_F = 2 \text{k}\Omega$, $R_L = 2 \text{k}\Omega$ Differential, G = 1 V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply, $T_A = 25^{\circ}\text{Cunless}$ otherwise noted.




















TYPICAL CHARACTERISTICS: V_S = 5V (continued)


Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{V}$, $V_{OCM} = \text{open}$, $V_{OUT} = 2 \text{Vpp}$, $R_F = 2 \text{k}\Omega$, $R_L = 2 \text{k}\Omega$ Differential, G = 1 V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply, $T_A = 25^{\circ}\text{Cunless}$ otherwise noted.

















TYPICAL CHARACTERISTICS: V_s = 5V (continued)

Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{V}$, $V_{OCM} = \text{open}$, $V_{OUT} = 2 \text{Vpp}$, $R_F = 2 \text{k}\Omega$, $R_L = 2 \text{k}\Omega$ Differential, G = 1 V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply, $T_A = 25^{\circ}\text{Cunless}$ otherwise noted.









Figure 54.












Figure 57.




TYPICAL CHARACTERISTICS: V_S = 5V (continued)

Test conditions unless otherwise noted: $V_{S+}=5$ V, $V_{S-}=0$ V, $V_{OCM}=$ open, $V_{OUT}=2$ Vpp, $R_F=2k\Omega$, $R_L=2k\Omega$ Differential, G=1V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply, $T_A=25^{\circ}$ Cunless otherwise noted.











Figure 61.







Figure 64.



TYPICAL CHARACTERISTICS: V_s = 5V (continued)

Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{V}$, $V_{OCM} = \text{open}$, $V_{OUT} = 2 \text{Vpp}$, $R_F = 2 \text{k}\Omega$, $R_L = 2 \text{k}\Omega$ Differential, G = 1 V/V, Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply, $T_A = 25^{\circ}\text{Cunless}$ otherwise noted.







Figure 66.

INPUT OFFSET VOLTAGE





APPLICATION INFORMATION

TYPICAL CHARACTERISTICS TEST CIRCUITS

Figure 68 shows the general test circuit built on the EVM that was used for testing the THS4531A. For simplicity, power supply decoupling is not shown – please see layout in the applications section for recommendations. Depending on the test conditions, component values are changed per Table 2 and Table 3, or as otherwise noted. Some of the signal generators used are ac coupled 50Ω sources and a $0.22\mu F$ cap and 49.9Ω resistor to ground are inserted across R_{IT} on the un-driven or alternate input as shown to balance the circuit. Split-power supply is used to ease the interface to common lab test equipment, but if properly biased, the amplifier can be operated single-supply as described in the applications section with no impact on performance. For most of the tests, the devices are tested with single ended input and a transformer on the output to convert the differential output to single ended because common lab test equipment have single ended inputs and outputs. Performance is the same or better with differential input and differential output.




Figure 68. General Test Circuit

Table 2. Gain Component Values for Single-Ended Input⁽¹⁾

GAIN	R _F	R _G	R _{IT}
1 V/V	2kΩ	2kΩ	51.1Ω
2 V/V	2kΩ	1kΩ	52.3Ω
5 V/V	2kΩ	392Ω	53.6Ω
10 V/V	2kΩ	187kΩ	57.6Ω

⁽¹⁾ Note components are chosen to achieve gain and 50Ω input termination. Resistor values shown are closest standard values so gains are approximate.

Table 3. Load Component Values For 1:1 Differential to Single-Ended Output Transformer⁽¹⁾

R_L	Ro	R _{OT}	ATTEN
100Ω	25Ω	open	6
200Ω	86.6Ω	69.8Ω	16.8
499Ω	237Ω	56.2Ω	25.5
1kΩ	487Ω	52.3Ω	31.8
2kΩ	976Ω	51.1Ω	37.9

⁽¹⁾ Note the total load includes 50Ω termination by the test equipment. Components are chosen to achieve load and 50Ω line termination through a 1:1 transformer. Resistor values shown are closest standard values so loads are approximate.



Due to the voltage divider on the output formed by the load component values, the amplifier's output is attenuated. The column "Atten" in Table 3 shows the attenuation expected from the resistor divider. When using a transformer at the output as shown in Figure 68, the signal will see slightly more loss due to transformer and line loss, and these numbers will be approximate. The standard output load used for most tests is $2k\Omega$ with associated 37.9dB of loss.

Frequency Response, and Output Impedance

The circuit shown in Figure 68 is used to measure the frequency response of the amplifier.

A network analyzer is used as the signal source and the measurement device. The output impedance of the network analyzer is 50Ω and is DC coupled. R_{IT} and R_{G} are chosen to impedance match to 50Ω and maintain the proper gain. To balance the amplifier, a 49.9Ω resistor to ground is inserted across R_{IT} on the alternate input.

The output is routed to the input of the network analyzer via 50Ω coax. For 2k load, 37.9dB is added to the measurement to refer back to the amplifier's output per Table 3.

For output impedance, the signal is injected at V_{OUT} with V_{IN} left open. The voltage drop across the 2x R_O resistors is measured with a high impedance differential probe and used to calculate the impedance seen looking into the amplifier's output.

Distortion

At 1MHz and above, the circuit shown in Figure 68 is used to measure harmonic, intermodulation distortion, and output impedance of the amplifier.

A signal generator is used as the signal source and the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50Ω and is AC coupled. R_{IT} and R_{G} are chosen to impedance match to 50Ω and maintain the proper gain. To balance the amplifier, a $0.22\mu F$ cap and 49.9Ω resistor to ground is inserted across R_{IT} on the alternate input. A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured and then a high-pass filter is inserted at the output to reduce the fundamental so it does not generate distortion in the input of the spectrum analyzer.

Distortion in the audio band is measured using an audio analyzer. Refer to audio measurement section for detail.

Slew Rate, Transient Response, Settling Time, Overdrive, Output Voltage, and Turn-On/Off Time

The circuit shown in Figure 69 is used to measure slew rate, transient response, settling time, overdrive recovery, and output voltage swing. Turn on and turn off times are measured with 50Ω input termination on the PD input, by replacing the $0.22\mu F$ capacitor with 49.9Ω resistor.






Figure 69. Slew Rate, Transient Response, Settling Time, Z_O, Overdrive Recovery, V_{OUT} Swing, and Turn-on/off Test Circuit

Common-Mode and Power Supply Rejection

The circuit shown in Figure 70 is used to measure the CMRR. The signal from the network analyzer is applied common-mode to the input.




Figure 70. CMRR Test Circuit

Figure 71 is used to measure the PSRR of V_{S+} and V_{S-} . The power supply is applied to the network analyzer's DC offset input. For both CMRR and PSRR, the output is probed using a high impedance differential probe across R_{OT} .

25






Figure 71. PSRR Test Circuit

V_{OCM} Input

The circuit shown in Figure 72 is used to measure the transient response, frequency response and input impedance of the V_{OCM} input. For these tests, the cal point is across the $49.9\Omega~V_{OCM}$ termination resistor. Transient response and frequency response are measured with $R_{CM}=0\Omega$ and using a high impedance differential probe at the summing junction of the two R_O resistors, with respect to ground. The input impedance is measured using a high impedance differential probe at the V_{OCM} pin and the drop across R_{CM} is used to calculate the impedance seen looking into the amplifier's V_{OCM} input.




Figure 72. V_{OCM} Input Test Circuit



Balance Error

The circuit shown in Figure 73 is used to measure the balance error of the main differential amplifier. A network analyzer is used as the signal source and the measurement device. The output impedance of the network analyzer is 50Ω and is DC coupled. R_{IT} and R_{G} are chosen to impedance match to 50Ω and maintain the proper gain. To balance the amplifier, a 49.9Ω resistor to ground is inserted across R_{IT} on the alternate input. The output is measured using a high impedance differential probe at the summing junction of the two R_{O} resistors, with respect to ground.




Figure 73. Balance Error Test Circuit



APPLICATION CIRCUITS

The following circuits show application information for the THS4531A. For simplicity, power supply decoupling capacitors are not shown in these diagrams – please see the EVM and Layout Recommendations section for recommendations. For more detail on the use and operation of fully differential op amps refer to application report "Fully-Differential Amplifiers" SLOA054D.

Differential Input to Differential Output Amplifier

The THS4531A is a fully differential op amp and can be used to amplify differential <u>input</u> signals to differential output signals. A basic block diagram of the circuit is shown in Figure 74 (V_{OCM} and PD inputs not shown). The gain of the circuit is set by R_F divided by R_G .




Figure 74. Differential Input to Differential Output Amplifier

Single-Ended Input to Differential Output Amplifier

The THS4531A can also be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 75 (V_{OCM} and \overrightarrow{PD} inputs not shown). The gain of the circuit is again set by R_F divided by R_G .




Figure 75. Single-Ended Input to Differential Output Amplifier

Differential Input to Single-Ended Output Amplifier

Fully differential op amps like the THS4531A are not recommended for differential to single-ended conversion. This application is best performed with an instrumentation amplifier or with a standard op amp configured as a classic differential amplifier. See application section of the OPA835 data sheet (SLOS713).



Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the "+ and -" input pins of the op amp.

It is important to not violate the input common-mode voltage range (V_{ICR}) of the op amp. Assuming the op amp is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin will determine the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by:

$$\left(V_{OUT+} \times \frac{R_G}{R_G + R_F}\right) + \left(V_{IN-} \times \frac{R_F}{R_G + R_F}\right) \tag{1}$$

To determine the V_{ICR} of the op amp, the voltage at the negative input is evaluated at the extremes of V_{OUT+}.

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

Setting the Output Common-Mode Voltage

The output common-model voltage is set by the voltage at the $V_{\rm OCM}$ pin and the internal circuit works to maintain the output common-mode voltage as close as possible to this voltage. If left unconnected, the output common-mode is set to mid-supply by internal circuitry, which may be over-driven from an external source. Figure 76 is representative of the $V_{\rm OCM}$ input. The internal $V_{\rm OCM}$ circuit has about 24MHz of -3dB bandwidth, which is required for best performance, but it is intended to be a DC bias input pin. Bypass capacitors are recommended on this pin to reduce noise. The external current required to overdrive the internal resistor divider is given approximately by the formula:

$$I_{EXT} = \frac{2V_{OCM} - (V_{S^{+}} - V_{S^{-}})}{60k\Omega}$$
 (2)

where V_{OCM} is the voltage applied to the V_{OCM} pin.




Figure 76. Simplified V_{OCM} Input Circuit



Power Down

The power down pin is internally connected to a CMOS stage which must be driven to a minimum of 2.1V to ensure proper high logic.




Figure 77. Simplified Power Down Internal Circuit

If 1.8V logic is used to drive the pin, a shoot through current of up to 100µA may develop in the digital logic causing the overall quiescent current to exceed the 2uA of maximum disabled quiescent current specified in the electrical characteristics.

In order to properly interface to 1.8V logic with minimal increase in additional current draw, a logic-level translator like the SN74AVC1T45 can be used.

Alternatively, the same function may be achieved using a diode and pull up resistor shown below.




Figure 78. THS4531A Power Down Interface to 1.8V Logic Microcontroller

The voltage seen at the power down pin will be a function of the supply voltage, input logic level, and diode drop. As long as the diode is forward biased, the power down voltage will be determined by:

$$V_{PD} = V_L + V_f \tag{3}$$

Where VL is the logic level voltage and Vf is the forward voltage drop across the diode.

This means for 1.8V logic, the forward voltage of the diode should be greater than 0.3V but less than 0.7V in order to keep the power down logic level above 2.1V and less than 0.7V respectively.

For example, if we select 1N914 as the diode with a forward voltage of approximately 0.4V, the translated logic voltages will be 0.4V for disabled operation and 2.2V for enabled operation.

The additional current draw can be determined by:

$$i_{PD} = \frac{V_{CC} - (V_L + V_f)}{R_{PU}} \tag{4}$$

This equation shows that larger values of RPU result in a smaller additional current. A reasonable value of RPU may be $500k\Omega$ where we can expect to see an additional current draw of $5.2\mu\text{A}$ while the device is in operation and $1.6\mu\text{A}$ when disabled.



Single-Supply Operation

To facilitate testing with common lab equipment, the THS4531A EVM is built to allow for split-supply operation and most of the data presented in this data sheet was taken with split-supply power inputs. But the device is designed for use with single-supply power operation and can easily be used with single-supply power without degrading the performance. The only requirement is to bias the device properly and the specifications in this data sheet are given for single supply operation.

Low Power Applications and the Effects of Resistor Values on Bandwidth

The THS4531A is designed for the nominal value of R_F to be 2 k Ω . This gives excellent distortion performance, maximum bandwidth, best flatness, and best pulse response. It also loads the amplifier. For example; in gain of 1 with $R_F = R_G = 2$ k Ω , R_G to ground, and $V_{OUT+} = 4V$, 1mA of current will flow through the feedback path to ground. In low power applications, it is desirable to reduce this current by increasing the gain setting resistors values. Using larger value gain resistors has two primary side effects (other than lower power) due to their interaction with the device and PCB parasitic capacitance:

- 1. Lowers the bandwidth.
- 2. Lowers the phase margin
 - (a) This will cause peaking in the frequency response.
 - (b) And will cause over shoot and ringing in the pulse response.

Figure 79 shows the small signal frequency response for gain of 1 with R_F and R_G equal to $2k\Omega$, $10k\Omega$, and $100k\Omega$. The test was done with $R_L = 2k\Omega$. Due to loading effects of R_L , lower values may reduce the peaking, but higher values will not have a significant effect.

As expected, larger value gain resistors cause lower bandwidth and peaking in the response (peaking in frequency response is synonymous with overshoot and ringing in pulse response).




Figure 79. THS4531A Frequency Response with Various Gain Setting Resistor Values

Driving Capacitive Loads

The THS4531A is designed for a nominal capacitive load of 2pF (differentially). When driving capacitive loads greater than this, it is recommended to use small resisters (R_O) in series with the output as close to the device as possible. Without R_O , capacitance on the output will interact with the output impedance of the amplifier causing phase shift in the loop gain of the amplifier that will reduce the phase margin resulting in:

- 1. Peaking in the frequency response.
- 2. Overshoot, undershoot, and ringing in the time domain response with a pulse or square-wave signal.
- 3. May lead to instability or oscillation.

Inserting R_O will compensate the phase shift and restore the phase margin, but it will also limit bandwidth. The circuit shown in Figure 69 is used to test for best R_O versus capacitive loads, C_L , with a capacitance placed differential across the V_{OUT+} and V_{OUT-} along with $2k\Omega$ load resistor, and the output is measure with a differential probe. Figure 80 shows the optimum values of R_O versus capacitive loads, C_L , and Figure 81 shows the frequency response with various values. Performance is the same on both 2.7V and 5V supply.






Figure 80. Recommended Series Output Resistor vs Capacitive Load for Flat Frequency Response




Figure 81. Frequency Response for Various Ro and CL Values

Audio Performance

The THS4531A provides excellent audio performance with very low quiescent power. To show performance in the audio band, the device was tested with an audio analyzer. THD+N and FFT tests were run at 1Vrms output voltage. Performance is the same on both 2.7V and 5V supply. Figure 82 is the test circuit used, and Figure 83 and Figure 84 show performance of the analyzer. In the FFT plot the harmonic spurs are at the testing limit of the analyzer, which means the THS4531A is actually much better than can be directly measured. Because the THS4531A distortion performance cannot be directly measured in the audio band it is estimated from measurement in high noise gain configuration correlated with simulation.






Figure 82. THS4531A Audio Analyzer Test Circuit




Figure 83. THD+N on Audio Analyzer, 10 Hz to 24 kHz




Figure 84. 1kHz FFT Plot on Audio Analyzer



Audio On/Off Pop Performance

The THS4531A is tested to show on and off pop performance by connecting a speaker between the differential outputs and switching on and off the power supply, and also by using the power down function of the THS4531A. Testing was done with and without tones. During these tests no audible pop could be heard.

With no input tone, Figure 85 shows the voltage waveforms when switching power on to the THS4531A and Figure 86 shows voltage waveforms when turning power off. The transients during power on and off show no audible pop should be heard.




Figure 85. Power Supply Turn On Pop Performance




Figure 86. Power Supply Turn Off Pop Performance

With no input tone, Figure 87 shows the voltage waveforms using the \overline{PD} pin to enable and disable the THS4531A. The transients during power on and off show no audible pop should be heard.






Figure 87. PD Enable Pop Performance

AUDIO ADC DRIVER PERFORMANCE: THS4531A AND PCM4204 COMBINED PERFORMANCE

To show achievable performance with a high performance audio ADC, the THS4531A is tested as the drive amplifier for the PCM4204. The PCM4204 is a high-performance, four-channel analog-to-digital (A/D) converter designed for professional and broadcast audio applications. The PCM4204 architecture utilizes a 1-bit delta-sigma modulator per channel incorporating an advanced dither scheme for improved dynamic performance, and supports PCM output data. The PCM4204 provides flexible serial port interface and many other advanced features. Please refer to its data sheet for more information.

The PCM4204 EVM is used to test the audio performance of the THS4531A as a drive amplifier. The standard PCM4204 EVM is provided with 4x OPA1632 fully differential amplifiers, which use the same pin out as the THS4531A. For testing, one of these amplifiers is replaced with a THS4531A device in same package (MSOP), gain changed to 1V/V, and power supply changed to single supply +5V. Figure 88 shows the circuit. With single supply +5V supply the output common-mode of the THS4531A defaults to +2.5V as required at the input of the PCM4204. So the resistor connecting the $V_{\rm OCM}$ input of the THS4531A to the input common-mode drive from the PCM4204 is optional and no performance change was noted with it connected or removed. The EVM power connections were modified by connecting positive supply inputs, +15V, +5VA and +5VD, to a +5V external power supply (EXT +3.3 was not used) and connecting -15V and all ground inputs to ground on the external power supply so only one external +5V supply was needed to power all devices on the EVM.




Figure 88. THS4531A and PCM4204 Test Circuit



An audio analyzer is used to provide an analog audio input to the EVM and the PCM formatted digital output is read by the digital input on the analyzer. Data was taken at $f_S = 96kHz$, and audio output uses PCM format. Other data rates and formats are expected to show similar performance in line with that shown in the data sheet.

Figure 89 shows the THD+N vs Frequency with no weighting and Figure 90 shows an FFT with 1kHz input tone. Input signal to the PCM4204 for these tests is -0.5dBFS. Table 4 summarizes results of testing using the THS4531A + PCM4204 versus typical Data Sheet performance, and show it make an excellent drive amplifier for this ADC.




Figure 89. THS4531A + PCM4204 THD+N vs Frequency with No Weighting




Figure 90. THS4531A + PCM4204 1kHz FFT

Table 4. 1kHz AC Analysis: Test Circuit versus PCM4204 Data Sheet Typical Specifications ($f_S = 96kSPS$)

CONFIGURATION	TONE	THD + N
THS4531A + PCM4204	1kHz	-106 dB
PCM4204 Data Sheet (typ)	1kHz	-103 dB

SAR ADC PERFORMANCE

THS4531A and ADS8321 Combined Performance

To show achievable performance with a high performance SAR ADC, the THS4531A is tested as the drive amplifier for the ADS8321. The ADS8321 is a 16-bit, SAR ADC that offers excellent AC and DC performance, with ultra-low power and small size. The circuit shown in Figure 91 is used to test the performance. Data was taken using the ADS8321 at 100kSPS with input frequency of 10 kHz and signal levels 0.5 dB below full scale. The FFT plot of the spectral performance is in Figure 92. A summary of the FFT analysis results are in Table 5 along with ADS8321 typical data sheet performance at $f_{\rm S}$ = 100kSPS. Please refer to its data sheet for more information.



The standard ADS8321 EVM and THS4531A EVM are modified to implement the schematic in Figure 91 and used to test the performance of the THS4531A as a drive amplifier. With single supply +5V supply the output common-mode of the THS4531A defaults to +2.5V as required at the input of the ADS8321 so the V_{OCM} input of the THS4531A simply bypassed to GND with 0.22 μ F capacitor. The summary of results of the FFT analysis versus typical data sheet performance shown in Table 5 show the THS4531A will make an excellent drive amplifier for this ADC.




Figure 91. THS4531A and ADS8321 Test Circuit




Figure 92. THS4531A + ADS8321 1kHz FFT

Table 5. 10kHz FFT Analysis Summary

CONFIGURATION	TONE	SIGNAL	SNR	THD	SINAD	SFDR
THS4531A + ADS8321	10kHz	-0.5 dBFS	87 dBc	-96 dBc	87 dBc	100 dBc
ADS8321 Data Sheet (typ)	10kHz	-0.5 dBFS	87 dBc	-86 dBc	84 dBc	86 dBc

THS4531A and ADS7945 Combined Performance

To show achievable performance with a high performance SAR ADC, the THS4531A is tested as the drive amplifier for the ADS7945. The ADS7945 is a 14-bit, SAR ADC that offers excellent AC and DC performance, with low power and small size. The circuit shown in Figure 93 is used to test the performance. Data was taken using the ADS7945 at 2MSPS with input frequency of 10 kHz and signal level 0.5 dB below full scale. The FFT plot of the spectral performance is in Figure 94. A summary of the FFT analysis results are in Table 6 along with ADS7945 typical data sheet performance at $f_{\rm S} = 2$ MSPS. Please refer to its data sheet for more information.



The standard ADS7945 EVM and THS4531A EVM are modified to implement the schematic in Figure 93 and used to test the performance of the THS4531A as a drive amplifier. With single supply +5V supply the output common-mode of the THS4531A defaults to +2.5V as required at the input of the ADS7945 so the V_{OCM} input of the THS4531A simply bypassed to GND with 0.22 μ F capacitor. The summary of results of the FFT analysis versus typical data sheet performance shown in Table 6 show the THS4531A will make an excellent drive amplifier for this ADC.




Figure 93. THS4531A and ADS7945 Test Circuit




Figure 94. THS4531A and ADS7945 Test Circuit

Table 6. 10kHz FFT Analysis Summary

CONFIGURATION	TONE	SIGNAL	SNR	THD	SFDR
THS4531A + ADS7945	10kHz	-0.5 dBFS	83 dBc	-93 dBc	96 dBc
ADS7945 Data Sheet (typ)	10kHz	-0.5 dBFS	84 dBc	-92 dBc	94 dBc



EVM AND LAYOUT RECOMMENDATIONS

The THS4531A EVM (SLOU356) should be used as a reference when designing the circuit board. It is recommended to follow the EVM layout of the external components near to the amplifier, ground plane construction, and power routing as closely as possible. General guidelines are:

- 1. Signal routing should be direct and as short as possible into and out of the op amp.
- 2. The feedback path should be short and direct avoiding vias if possible.
- 3. Ground or power planes should be removed from directly under the amplifier's input and output pins.
- 4. A series output resistor is recommended to be placed as near to the output pin as possible. See Figure 80 "Recommended Series Output Resistor vs. Capacitive Load" for recommended values given expected capacitive load of design.
- 5. A 2.2µF power supply decoupling capacitor should be placed within 2 inches of the device and can be shared with other op amps. For split supply, a capacitor is required for both supplies.
- 6. A 0.1µF power supply decoupling capacitor should be placed as near to the power supply pins as possible. Preferably within 0.1 inch. For split supply, a capacitor is required for both supplies.
- 7. The \overline{PD} pin uses TTL logic levels referenced to the negative supply voltage (V_{S-}). When not used it should tied to the positive supply to enable the amplifier. When used, it must be actively driven high or low and should not be left in an indeterminate logic state. A bypass capacitor is not required, but can be used for robustness in noisy environments.



REVISION HISTORY

CI	hanges from Original (December 2012) to Revision A	Page
•	Changed graph title from "Vos OVER TEMPERATURE" to "SMALL-SIGNAL FREQUENCY RESPONSE"	17





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
THS4531AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T4531A	Samples
THS4531AIDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	531A	Samples
THS4531AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	531A	Samples
THS4531AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T4531A	Samples
THS4531AIRUNR	ACTIVE	QFN	RUN	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	531A	Samples
THS4531AIRUNT	ACTIVE	QFN	RUN	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	531A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.



PACKAGE OPTION ADDENDUM

11-Apr-2013


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4531AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4531AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4531AIRUNR	QFN	RUN	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
THS4531AIRUNT	QFN	RUN	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 7-Jan-2014



*All dimensions are nominal

7 till dillitoriolorio di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4531AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS4531AIDR	SOIC	D	8	2500	367.0	367.0	35.0
THS4531AIRUNR	QFN	RUN	10	3000	210.0	185.0	35.0
THS4531AIRUNT	QFN	RUN	10	250	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.




DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.



RUN (S-PWQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司