



Sample &

Buy







CSD16323Q3

SLPS224C - AUGUST 2009 - REVISED NOVEMBER 2016

CSD16323Q3 N-Channel NexFET™ Power MOSFET

1 Features

- Optimized for 5-V Gate Drive
- Ultra-Low Q_q and Q_{qd}
- Low Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 3.3-mm × 3.3-mm Plastic Package


2 Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom and Computing Systems
- Optimized for Control or Synchronous FET Applications


3 Description

This 25-V, 3.8-m Ω , 3.3 × 3.3-mm SON NexFETTM power MOSFET has been designed to minimize losses in power conversion and optimized for 5-V gate drive applications.

Top View



R_{DS(on)} vs V_{GS}



Product Summary

| T _A = 25° | c | TYPICAL VA | UNIT | | | | | | |
|----------------------|-------------------------------|----------------------------|------|----|--|--|--|--|--|
| V _{DS} | Drain-to-Source Voltage | Drain-to-Source Voltage 25 | | | | | | | |
| Qg | Gate Charge Total (4.5 V) 6.2 | | | | | | | | |
| Q _{gd} | Gate Charge Gate-to-Drain | 1.1 | | nC | | | | | |
| | | $V_{GS} = 3 V$ | 5.4 | | | | | | |
| R _{DS(on)} | Drain-to-Source On Resistance | $V_{GS} = 4.5 V$ | 4.4 | mΩ | | | | | |
| | | $V_{GS} = 8 V$ | 3.8 | | | | | | |
| V _{th} | Threshold Voltage | 1.1 | | V | | | | | |

Device Information⁽¹⁾

| DEVICE | MEDIA | QTY | PACKAGE | SHIP |
|-------------|--------------|------|--------------------------------------|-------------|
| CSD16323Q3 | 13-Inch Reel | 2500 | SON | Tape |
| CSD16323Q3T | 7-Inch Reel | 250 | 3.30-mm × 3.30-mm Plastic Package | and Reel |


(1) For all available packages, see the orderable addendum at the end of the data sheet.

| $T_A = 2$ | 25°C (unless otherwise stated) | VALUE | UNIT | |
|--------------------------------------|--|------------|------|--|
| V _{DS} | Drain-to-Source Voltage | 25 | V | |
| V_{GS} | Gate-to-Source Voltage | +10 /8 | V | |
| | Continuous Drain Current (Package Limit) | 60 | | |
| ID | Continuous Drain Current (Silicon Limited), $T_{C} = 25^{\circ}C$ | 105 | А | |
| | Continuous Drain Current ⁽¹⁾ | 20 | | |
| I _{DM} | Pulsed Drain Current ⁽²⁾ | 240 | А | |
| D | Power Dissipation ⁽¹⁾ | 2.8 | W | |
| PD | Power Dissipation, $T_C = 25^{\circ}C$ | 74 | vv | |
| T _J , T _{stg} | Operating Junction, Storage Temperature | -55 to 150 | °C | |
| E _{AS} | Avalanche Energy, Single Pulse I_D = 50 A, L = 0.1 mH, R_G = 25 Ω | 125 | mJ | |
| | | | | |

Absolute Maximum Ratings

(1) $R_{\theta,JA}=45^{\circ}\text{C/W}$ on 1-in², 2-oz Cu pad on 0.06-in thick FR4 PCB.

(2) Max R_{0JC} = 1.7°C/W, pulse duration \leq 100 $\mu s,$ duty cycle \leq 1%.



Gate Charge

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TRUMENTS

www.ti.com

Table of Contents

- 1 Features 1
- 2 Applications 1 3 Description 1 4 Revision History..... 2 5 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4 6
 - Device and Documentation Support......7 6.1 Receiving Notification of Documentation Updates.... 7

| | 6.2 | Community Resources | 7 |
|---|------|-----------------------------------|----|
| | 6.3 | Trademarks | 7 |
| | 6.4 | Electrostatic Discharge Caution | 7 |
| | 6.5 | Glossary | 7 |
| 7 | Mec | hanical, Packaging, and Orderable | |
| | Info | rmation | 8 |
| | 7.1 | Q3 Package Dimensions | 8 |
| | 7.2 | Recommended PCB Pattern | 9 |
| | 7.3 | Recommended Stencil Opening | 9 |
| | 7.4 | Q3 Tape and Reel Information | 10 |
| | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision B (June 2011) to Revision C | Page |
|---|----------|
| Changed Description text | 1 |
| • Added silicon limited continuous drain current to Absolute Maximum Ratings table | |
| Changed Note 2 in Absolute Maximum Ratings table | 1 |
| • Changed values in the Thermal Information table to align with standards | |
| Changed Figure 1 to reflect a transient R_{θJC} curve | |
| Changed Figure 10 to reflect measured data | 5 |
| Added Device and Documentation Support section | |
| • Changed MECHANICAL DATA section to Mechanical, Packaging, and Orderable Information | section8 |
| Changes from Revision A (April 2010) to Revision B | Page |
| Replaced the THERMAL CHARACTERISTICS table with the new Thermal Information Table | 4 |

| CI | hanges from Original (August 2009) to Revision A | Page |
|----|---|------|
| • | Changed $R_{DS(on)}$ - V_{GS} = 3 V, I_D = 24 A MAX value From: 6.5 To: 7.2 | 3 |

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|----------------------------------|--|-----|------|------|------|
| STATIC | CHARACTERISTICS | i i i i i i i i i i i i i i i i i i i | | | | |
| BV _{DSS} | Drain-to-source voltage | V _{GS} = 0 V, I _D = 250 μA | 25 | | | V |
| I _{DSS} | Drain-to-source leakage current | V _{GS} = 0 V, V _{DS} = 20 V | | | 1 | μA |
| I _{GSS} | Gate-to-source leakage current | V _{DS} = 0 V, V _{GS} = +10/-8 V | | | 100 | nA |
| V _{GS(th)} | Gate-to-source threshold voltage | $V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$ | 0.9 | 1.1 | 1.4 | V |
| | | V _{GS} = 3 V, I _D = 24 A | | 5.4 | 7.2 | |
| R _{DS(on)} | Drain-to-source on-resistance | $V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 24 \text{ A}$ | | 4.4 | 5.5 | mΩ |
| () | | V _{GS} = 8 V, I _D = 24 A | | 3.8 | 4.5 | |
| 9 _{fs} | Transconductance | V _{DS} = 12.5 V, I _D = 24 A | | 108 | | S |
| DYNAMI | C CHARACTERISTICS | | | | | |
| C _{ISS} | Input capacitance | | | 1020 | 1300 | pF |
| C _{OSS} | Output capacitance | V _{GS} = 0 V, V _{DS} = 12.5 V, <i>f</i> = 1 MHz | | 740 | 960 | pF |
| C _{RSS} | Reverse transfer capacitance | | | 50 | 65 | pF |
| R _g | Series gate resistance | | | 1.4 | 2.8 | Ω |
| Qg | Gate charge total (4.5 V) | | | 6.2 | 8.4 | nC |
| Q _{gd} | Gate charge gate-to-drain | | | 1.1 | | nC |
| Q _{gs} | Gate charge gate-to-source | $V_{DS} = 12.5 \text{ V}, \text{ I}_{D} = 24 \text{ A}$ | | 1.8 | | nC |
| Qg(th) | Gate charge at Vth | | | 1 | | nC |
| Q _{OSS} | Output charge | V _{DS} = 12.5 V, V _{GS} = 0 V | | 14 | | nC |
| t _{d(on)} | Turnon delay time | | | 5.3 | | ns |
| t _r | Rise time | V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _D = 24 A | | 15 | | ns |
| t _{d(off)} | Turnoff delay time | $R_G = 2 \Omega$ | | 13 | | ns |
| t _f | Fall time | | | 6.3 | | ns |
| DIODE C | CHARACTERISTICS | | | | | |
| V_{SD} | Diode forward voltage | I _S = 24 A, V _{GS} = 0 V | | 0.85 | 1 | V |
| Q _{rr} | Reverse recovery charge | V _{DD} = 12.5 V, I _F = 24 A, di/dt = 300 A/µs | | 21 | | nC |
| t _{rr} | Reverse recovery time | V _{DD} = 12.5 V, I _F = 24 A, di/dt = 300 A/µs | | 16 | | ns |


5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

| | THERMAL METRIC | MIN | TYP | MAX | UNIT |
|----------------|--|-----|-----|-----|------|
| R_{\thetaJC} | Junction-to-case thermal resistance ⁽¹⁾ | | | 1.7 | °C/W |
| R_{\thetaJA} | Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾ | | | 55 | °C/W |


(1) R_{θJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.





5.3 Typical MOSFET Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise stated)





Typical MOSFET Characteristics (continued)


 $T_A = 25^{\circ}C$ (unless otherwise stated)





Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)





6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Texas Instruments

www.ti.com

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q3 Package Dimensions




| 5.114 | м | ILLIMETERS | | | INCHES | | | | |
|-------|-------|------------|-------|-------|-----------|-------|--|--|--|
| DIM | MIN | NOM | MAX | MIN | NOM | МАХ | | | |
| А | 0.950 | 1.000 | 1.100 | 0.037 | 0.039 | 0.043 | | | |
| A1 | 0.000 | 0.000 | 0.050 | 0.000 | 0.000 | 0.002 | | | |
| b | 0.280 | 0.340 | 0.400 | 0.011 | 0.013 | 0.016 | | | |
| b1 | | 0.310 NOM | | | 0.012 NOM | | | | |
| с | 0.150 | 0.200 | 0.250 | 0.006 | 0.008 | 0.010 | | | |
| D | 3.200 | 3.300 | 3.400 | 0.126 | 0.130 | 0.134 | | | |
| D2 | 1.650 | 1.750 | 1.800 | 0.065 | 0.069 | 0.071 | | | |
| d | 0.150 | 0.200 | 0.250 | 0.006 | 0.008 | 0.010 | | | |
| d1 | 0.300 | 0.350 | 0.400 | 0.012 | 0.014 | 0.016 | | | |
| Е | 3.200 | 3.300 | 3.400 | 0.126 | 0.130 | 0.134 | | | |
| E2 | 2.350 | 2.450 | 2.550 | 0.093 | 0.096 | 0.100 | | | |
| е | | 0.650 TYP | | | 0.026 TYP | | | | |
| Н | 0.35 | 0.450 | 0.550 | 0.014 | 0.018 | 0.022 | | | |
| К | | 0.650 TYP | | | 0.026 TYP | | | | |
| L | 0.35 | 0.450 | 0.550 | 0.014 | 0.018 | 0.022 | | | |
| L1 | 0 | _ | 0 | 0 | _ | 0 | | | |
| θ | 0 | _ | 0 | 0 | _ | 0 | | | |

8




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).


7.3 Recommended Stencil Opening



All dimensions are in mm, unless otherwise specified.



7.4 Q3 Tape and Reel Information



Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. Thickness: 0.30 ±0.05 mm.
- 6. MSL1 260°C (IR and Convection) PbF-Reflow Compatible.



29-Mar-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|--------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| CSD16323Q3 | ACTIVE | VSON-CLIP | DQG | 8 | 2500 | Pb-Free (RoHS Exempt) | CU SN | Level-1-260C-UNLIM | -55 to 150 | CSD16323 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

29-Mar-2016

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated