



# Application Note: SY8079

## High Efficiency 6.5V, 2A continuous, 3A peak, 1MHz Synchronous Step Down Regulator Preliminary Specification

### General Description


The SY8079 is a high-efficiency, high frequency synchronous step-down DC-DC regulator IC capable of delivering up to 2A output current. The SY8079 operates over a wide input voltage range from 2.7V to 6.5V and integrates main switch and synchronous switch with very low  $R_{DS(ON)}$  to minimize the conduction loss.

Low output voltage ripple and small external inductor and capacitor sizes are achieved with greater than 1MHz switching frequency.

### Features

- Low  $R_{DS(ON)}$  for internal switches (top/bottom): 125m $\Omega$ /95m $\Omega$
- 2.7-6.5V input voltage range
- 2A continuous, 3A peak load current capability
- 1MHz switching frequency minimizes the external components
- Internal softstart limits the inrush current
- 100% dropout operation
- RoHS Compliant and Halogen Free
- Compact package: SOT23-5

### Ordering Information



Ordering Number	Package type	Note
SY8079AAC	SOT23-5	

### Applications

- LCD TV
- Set Top Box
- Net PC
- Mini-Notebook PC
- Access Point Router

### Typical Applications




Figure 1. Schematic diagram





Figure 2. Efficiency vs Load Current

**Pinout (top view)**



**Top Mark: UHxyz** (device code: UH, x=*year code*, y=*week code*, z=*lot number code*)

Pin Name	Pin Number	Pin Description
EN	1	Enable control. Pull high to turn on. Do not float.
GND	2	Ground pin.
LX	3	Inductor pin. Connect this pin to the switching node of inductor.
IN	4	Input pin. Decouple this pin to GND pin with at least 10μF ceramic cap.
FB	5	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{out}=0.6*(1+R_1/R_2)$ .

**Absolute Maximum Ratings** (Note 1)

Supply Input Voltage	-0.3V to 7.0V
Enable, FB Voltage	-0.3V to 7.0V
Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C, SOT23-5	0.6W
Package Thermal Resistance (Note 2)	
θ <sub>JA</sub>	170°C/W
θ <sub>JC</sub>	130°C/W
Junction Temperature Range	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

**Recommended Operating Conditions** (Note 3)


Supply Input Voltage	2.7V to 6.5V
Enable, FB Voltage	V <sub>IN</sub> +0.3V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C



**SILERGY**

**SY8079**

**Block Diagram**



Silergy Corp. Confidential-Prepared for skyworth



**Electrical Characteristics**

( $V_{IN} = 5V$ ,  $V_{OUT} = 2.5V$ ,  $L = 2.2\mu H$ ,  $C_{OUT} = 22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	$V_{IN}$		2.7		6.5	V
Quiescent Current	$I_Q$	$I_{OUT}=0$ , $V_{FB}=V_{REF} \cdot 105\%$		55		$\mu A$
Shutdown Current	$I_{SHDN}$	EN=0		0.1		$\mu A$
Feedback Reference Voltage	$V_{REF}$		0.588	0.6	0.612	V
PFET RON	$R_{DS(ON),P}$			125		m $\Omega$
NFET RON	$R_{DS(ON),N}$			95		m $\Omega$
PFET Current Limit	$I_{LIM}$		3.5			A
EN rising threshold	$V_{ENH}$		1.5			V
EN falling threshold	$V_{ENL}$				0.4	V
Input UVLO threshold	$V_{UVLO}$				2.65	V
UVLO hysteresis	$V_{HYS}$			0.2		V
Oscillator Frequency	$F_{OSC}$	$I_{OUT}=500mA$		1		MHz
Short Circuit Protection Latch Off Threshold	$V_{SCP}$			0.3		V
Min ON Time				75		ns
Max Duty Cycle			100			%
Soft Start Time	$T_{SS}$			1.0		ms
Output Discharge Switch On Resistance	$R_{DISCH}$			50		$\Omega$
Thermal Shutdown Temperature	$T_{SD}$			150		$^\circ C$

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

**Note 3:** The device is not guaranteed to function outside its operating conditions.




SILERGY


SY8079

## Typical Performance Characteristics


Efficiency vs. Load Current




Efficiency vs. Load Current



Efficiency vs. Load Current




Load Transient




Startup from Enable

( $V_{IN}=5.0V$ ,  $V_{OUT}=1.8A$ ,  $I_{OUT}=2.0A$ )




Shutdown from Enable

( $V_{IN}=5.0V$ ,  $V_{OUT}=1.8A$ ,  $I_{OUT}=2.0A$ )




Short Circuit Protection  
( $V_{IN}=5.0V$ ,  $V_{OUT}=1.8V$ , 2A to Short)




Time (4ms/div)

Short Circuit Protection  
( $V_{IN}=5.0V$ ,  $V_{OUT}=1.8V$ , 0A to Short)



Time (4ms/div)

Output Ripple  
( $V_{IN}=5.0V$ ,  $V_{OUT}=1.8V$ ,  $I_{OUT}=2.0A$ )



Time (400ns/div)

Silergy Corp. Confidential-Prepared for skyworth



### Operation Principle

SY8079 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low R<sub>DS(ON)</sub> power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.

### Short Circuit Protection

The frequency is folded back to about 30% of the nominal frequency and the current limit is folded back to 3.0A to prevent the inductor current from runaway and to reduce the power dissipation of the IC under short circuit conditions.


### Applications Information

Because of the high integration in the SY8079 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C<sub>IN</sub>, output capacitor C<sub>OUT</sub>, output inductor L and feedback resistors (R1 and R2) need to be selected for the targeted applications specifications.

### Feedback resistor dividers R1 and R2:

Choose R1 and R2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 10k and 1M is highly recommended for both resistors. If V<sub>out</sub> is 1.8V, R1=100k is chosen, then R2 can be calculated to be 50k.:

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1 (\Omega)$$



### Input capacitor C<sub>IN</sub>:

This ripple current through input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D(1-D)}$$

This formula has a maximum at V<sub>IN</sub>=2V<sub>OUT</sub> condition, where I<sub>CIN\_RMS</sub>=I<sub>OUT</sub>/2. This simple worst-case condition is commonly used for DC/DC design.

With the maximum load current at 2.0A. A typical X5R or better grade ceramic capacitor with 10V rating and more than 1 pcs 22μF capacitor can handle this ripple current well. To minimize the potential noise problem, ceramic capacitor should really be placed close to the IN and GND pins. Care should be taken to minimize the loop area formed by C<sub>IN</sub>, and IN/GND pins

### Output capacitor C<sub>OUT</sub>:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3V rating and greater than 22μF capacitance.

### Output inductor L:

There are several considerations in choosing this inductor.

- 1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{F_{SW} \times I_{OUT,MAX} \times 40\%}$$

where F<sub>sw</sub> is the switching frequency and I<sub>OUT·MAX</sub> is the maximum load current.

The SY8079 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

- 2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, MIN} > I_{OUT, MAX} + \frac{V_{OUT}(1 - V_{OUT}/V_{IN,MAX})}{2 \cdot F_{SW} \cdot L}$$

- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is



**SILERGY**

## SY8079

desirable to choose an inductor with  $DCR < 50m\Omega$  to achieve a good overall efficiency.

### Enable Operation

Pulling the EN pin low ( $< 0.4V$ ) will shut down the device. During shut down mode, the SY8079 shutdown current drops to lower than  $0.1\mu A$ . Driving the EN pin high ( $> 1.5V$ ) will turn on the IC again.

### Load Transient Considerations:

The SY8079 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a  $22pF$  ceramic cap in parallel with  $R_1$  may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

### Layout Design:

The layout design of SY8079 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC:  $C_{IN}$ ,  $L$ ,  $R_1$  and  $R_2$ .


1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2)  $C_{IN}$  must be close to Pins IN and GND. The loop area formed by  $C_{IN}$  and GND must be minimized.

3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.


4) The components  $R_1$ ,  $R_2$ , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a LiIon battery, it is desirable to add a pull down  $1M\Omega$  resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.








**SOT23-5 Package outline & PCB layout design**



**Recommended Pad Layout**




**Notes: All dimensions are in millimeters.  
All dimensions don't include mold flash & metal burr.**


**Taping & Reel Specification**

**1. Taping orientation**

SOT23-5



**2. Carrier Tape & Reel specification for packages**



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Reel width(mm)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOT23-5	8	4	7"	8.4	280	160	3000

**3. Others: NA**