

FR9833

32V, 3A, 340KHz Synchronous Step-Down DC/DC Converter

Description

The FR9833 is a synchronous step-down DC/DC converter that provides wide 6V to 32V input voltage range and 3A continuous load current capability.

The FR9833 fault protection includes cycle-by-cycle current limit, input UVLO, output over voltage protection and thermal shutdown. Besides, adjustable soft-start function prevents inrush current at turn-on. This device uses current mode control scheme which provides fast transient response. Internal compensation function reduces external compensation components and simplifies the design process. In shutdown mode, the supply current is less than 1μ A.

The FR9833 is available in an SOP-8 (exposed pad) packages, provides a very compact system solution and good thermal conductance. It is RoHS compliant and 100% lead (Pb) free.

Features

- Low R_{DS(ON)} Integrated Power MOSFET (120mΩ/90mΩ)
- Wide Input Voltage Range: 6V to 32V
- Adjustable Output Voltage from 0.925V to 16V
- 3A Output Current
- Fixed 340kHz Switching Frequency
- Current Mode Operation
- Internal Compensation Function
- Adjustable Soft-Start
- Cycle-by-Cycle Current Limit
- Input Under Voltage Lockout
- Over Voltage Protection
- Over Temperature Protection with Auto Recovery
- SOP-8 Exposed Pad Package

Applications

- Car Charger
- LCD Display, TV
- Distributed Power System
- Networking, XDSL Modem

Pin Assignments

SP Package (SOP-8 Exposed Pad)





Figure 1. Pin Assignments of FR9833

Ordering Information



FR9833

Typical Application Circuit




Figure 2. C_{IN} /C_{OUT} use Ceramic Capacitors Application Circuit




Figure 3. C_{IN} /C_{OUT} use Electrolytic Capacitors Application Circuit

V _{IN}	V _{OUT}	C1	R1	R2	C5	C6	L1	C2
12V	3.3V	10µF MLCC	30.9kΩ	12kΩ	10µF MLCC	10pF~1nF	10µH	47µF MLCC
12V	5V	10µF MLCC	30.9kΩ	6.98kΩ	10µF MLCC	10pF~1nF	10µH	47µF MLCC
24V	5V	10µF MLCC	30.9kΩ	6.98kΩ	10µF MLCC	10pF~1nF	15µH	47µF MLCC
12V	3.3V	100µF EC	30.9kΩ	12kΩ	0.1µF		10µH	100µF EC
12V	5V	100µF EC	30.9kΩ	6.98kΩ	0.1µF		10µH	100µF EC
24V	5V	100µF EC	30.9kΩ	6.98kΩ	0.1µF		15µH	100µF EC

Table 1. Recommended Component Values



Functional Pin Description

Pin Name	Pin No. SOP-8 (EP)	Pin Function		
BST	1	1High side gate drive boost pin. A capacitance between 10nF~100nF must be connected from this pin to LX. It can boost the gate drive to fully turn on the internal high side NMOS.		
VIN	VIN 2 Power supply input pin. Placed input capacitors as close as possible from VIN to GND to noise influence.			
LX 3 Power switching node. Connect an external inductor to this switching node.		Power switching node. Connect an external inductor to this switching node.		
GND 4 Ground pin. Connect this pin to exposed pad.				
FB5Feedback input pin. feedback voltage via FB and VOUT with a resistive voltage feedback voltage via FB and regulates it at 0.925V.NC6No connection.		Feedback input pin. Connect FB and V_{OUT} with a resistive voltage divider. This IC senses feedback voltage via FB and regulates it at 0.925V.		
		No connection.		
SHDN 7 Enable input pin. Pull high to turn on IC, and pull low to turn off IC. resistor for self-startup.		Enable input pin. Pull high to turn on IC, and pull low to turn off IC. Connect VIN with a $100k\Omega$ resistor for self-startup.		
SS 8 Soft-start pin. This pin controls the soft-start period. Connect a capacitor fr the soft-start period. 5		Soft-start pin. This pin controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period.		
Exposed Pad 9 Ground pin. The exposed pad must be soldered to a large PCB area and con maximum power dissipation.		Ground pin. The exposed pad must be soldered to a large PCB area and connected to GND for maximum power dissipation.		

Block Diagram




Figure 4. Block Diagram of FR9833



Absolute Maximum Ratings (Note 1)

• Supply Voltage V _{IN} 0.3V to +34V
• Enable Voltage V _{SHDN}
\bullet LX Voltage V_Lx
\bullet BST Voltage V_{BST}0.3V to V_{LX} +5V
• All Other Pins Voltage0.3V to +6V
 Maximum Junction Temperature (T_J)
• Storage Temperature (T _s)65°C to +150°C
 Lead Temperature (Soldering, 10sec.)+ +260°C
 Package Thermal Resistance, (θ_{JA}) (Note 2)
SOP-8 (Exposed Pad) 60°C/W
 Package Thermal Resistance, (θ_{JC})
SOP-8 (Exposed Pad) 15°C/W
Note 1 : Stresses beyond this listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Note 2 : PCB heat sink copper area=10mm ² .

Recommended Operating Conditions

 Supply Voltage V_{IN} 	+6V to +32V
Operation Temperature Range	-40°C to +85°C



Electrical Characteristics

(V_{IN}=12V, T_A=25°C, unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
V _{IN} Quiescent Current	I _{DDQ}	V _{SHDN} =2V, V _{FB} =1.0V		2		mA
V _{IN} Shutdown Supply Current	I _{SD}	V _{SHDN} =0V			1	μA
Feedback Voltage	V _{FB}	6V≦V _{IN} ≦32V	0.9	0.925	0.95	V
Feedback OVP Threshold Voltage	V _{OVP}			1.5		V
High-Side MOSFET R _{DS(ON)} (Note3)	R _{DS(ON)}			120		mΩ
Low-Side MOSFET R _{DS(ON)} (Note3)	R _{DS(ON)}			90		mΩ
High-Side MOSFET Leakage Current	I _{LX(leak)}	V _{SHDN} =0V, V _{LX} =0V			10	μA
High-Side MOSFET Current Limit (Note3)	I _{LIMIT(HS)}	Minimum Duty	4	5		А
Low-Side MOSFET Current Limit (Note3)	I _{LIMIT(LS)}	From Drain to Source		1.5		А
Oscillation Frequency	Fosc		290	340	420	kHz
Short Circuit Oscillation Frequency	F _{OSC(short)}	V _{FB} =0V		110		kHz
Maximum Duty Cycle	D _{MAX}	V _{FB} =0.8V		90		%
Minimum On Time (Note3)	T _{MIN}			110		ns
Input UVLO Threshold	V _{UVLO(Vth)}	V _{IN} Rising		5.5		V
Under Voltage Lockout Threshold Hysteresis	V _{UVLO(HYS)}			250		mV
Soft-Start Current	Iss	V _{SS} =0V		6		μA
External Soft-Start Period	T _{SS}	C _{SS} =0.1µF		15		ms
SHDN Input Low Voltage	V _{SHDN} (L)				0.4	V
SHDN Input High Voltage	V _{SHDN} (H)		2			V
SHDN Input Current	I SHDN	V _{SHDN} =2V		2		μA
Thermal Shutdown Threshold (Note3)	T _{SD}			170		°C

Note 3 : Not production tested



Function Description

The FR9833 is a high efficiency, internal compensation and constant frequency current mode step-down synchronous DC/DC converter. It has integrated high-side (120m Ω , typ) and low-side (90m Ω , typ) power switches, and provides 3A continuous load current. It regulates input voltage from 6V to 32V, and down to an output voltage as low as 0.925V.

Control Loop

Under normal operation, the output voltage is sensed by FB pin through a resistive voltage divider and amplified through the error amplifier. The voltage of error amplifier output is compared to the switch current to control the RS flip-flop. At the beginning of each clock cycle, the high-side NMOS turns on when the oscillator sets the RS flip-flop, and turns off when current comparator resets the RS flip-flop. Then the low-side NMOS will turn on until the clock period ends.

Enable

The FR9833 SHDN pin provides digital control to turn on/off the regulator. When the voltage of SHDN exceeds the threshold voltage, the regulator will start the soft start function. If the SHDN pin voltage is below the shutdown threshold voltage, the regulator will turn into the shutdown mode and the shutdown current will be smaller than 1 μ A. For auto start-up operation, connect SHDN to VIN through a 100k Ω resistor.

Soft-Start

The FR9833 employs adjustable soft start function to reduce input inrush current during start up. When the device turns on, a 6μ A current begins charging the capacitor which is connected from SS pin to GND. The equation for the soft start time is shown as below:

$$T_{SS}(ms) = \frac{C_{SS}(nF) \times V_{FB}}{I_{SS}(\mu A)}$$

The V_{FB} voltage is 0.925V and the I_{SS} current is 6µA. If a 0.1µF capacitor is connected from SS pin to GND, the soft-start time will be 15ms.

Output Overvoltage Protection

When the FB pin voltage exceeds 1.5V, the output overvoltage protection function will be triggered and turn off the high-side/low-side MOSFET.

Under Voltage Lockout

When the FR9833 is power on, the internal circuits will be held inactive until V_{IN} voltage exceeds the UVLO threshold voltage. And the regulator will be disabled when V_{IN} is below the UVLO threshold voltage. The hysteretic of the UVLO comparator is 250mV (typ).

Short Circuit Protection

The FR9833 provides short circuit protection function to prevent the device damaged from short condition. When the short condition occurs and the feedback voltage drops lower than 0.4V, the oscillator frequency will be reduced to 110kHz to prevent the inductor current increasing beyond the current limit. In the meantime, the current limit will also be reduced to lower the short current. Once the short condition is removed, the frequency and current limit will return to normal.

Over Current Protection

The FR9833 over current protection function is implemented using cycle-by-cycle current limit architecture. The inductor current is monitored by measuring the high-side MOSFET series sense resistor voltage. When the load current increases, the inductor current will also increase. When the peak inductor current reaches the current limit threshold, the output voltage will start to drop. When the over current condition is removed, the output voltage will return to the regulated value.

Over Temperature Protection

The FR9833 incorporates an over temperature protection circuit to protect itself from overheating. When the junction temperature exceeds the thermal shutdown threshold temperature, the regulator will be shutdown. And the hysteretic of the over temperature protection is 60°C (typ).

Internal Compensation Function

The stability of the feedback circuit is controlled by internal compensation circuits. This internal compensation function is optimized for most applications and this function can reduce external R, C components.



Application Information

Output Voltage Setting

The output voltage V_{OUT} is set by using a resistive divider from the output to FB. The FB pin regulated voltage is 0.925V. Thus the output voltage is:

$$V_{OUT}=0.925V \times \left(1+\frac{R1}{R2}\right)$$

Table 2 lists recommended values of R1 and R2 for most used output voltage.

Table 2 Recommended Resistance Values	Table 2	Recommended Re	sistance Values
---------------------------------------	---------	----------------	-----------------

V _{OUT}	R1	R2
5V	30.9kΩ	6.98kΩ
3.3V	30.9kΩ	12kΩ

Place resistors R1 and R2 close to FB pin to prevent stray pickup.


Input Capacitor Selection

The use of the input capacitor is filtering the input voltage ripple and the MOSFETS switching spike voltage. Because the input current to the step-down converter is discontinuous, the input capacitor is required to supply the current to the converter to keep the DC input voltage. The capacitor voltage rating should be 1.25 to 1.5 times greater than the maximum input voltage. The input capacitor ripple current RMS value is calculated as:

$$I_{\text{IN(RMS)}} = I_{\text{OUT}} \times \sqrt{D \times (1-D)}$$
$$D = \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

Where D is the duty cycle of the power MOSFET.

This function reaches the maximum value at D=0.5 and the equivalent RMS current is equal to $I_{OUT}/2$. The following diagram is the graphical representation of above equation.




A low ESR capacitor is required to keep the noise minimum. Ceramic capacitors are better, but tantalum or low ESR electrolytic capacitors may also suffice. When using tantalum or electrolytic capacitors, a 0.1μ F ceramic capacitor should be placed as close to the IC as possible.

Output Capacitor Selection

The output capacitor is used to keep the DC output voltage and supply the load transient current. When operating in constant current mode, the output ripple is determined by four components:

$$V_{RIPPLE}(t) = V_{RIPPLE(C)}(t) + V_{RIPPLE(ESR)}(t) + V_{RIPPLE(ESL)}(t) + V_{NOISE}(t)$$

The following figures show the form of the ripple contributions.




Application Information (Continued)

$$V_{\text{RIPPLE(ESR)}} = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \text{ESR}$$
$$V_{\text{RIPPLE(ESL)}} = \frac{\text{ESL}}{\text{L} + \text{ESL}} \times V_{\text{IN}}$$
$$V_{\text{RIPPLE(C)}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{OSC}}^2 \times \text{L} \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Where F_{OSC} is the switching frequency, L is the inductance value, $V_{\rm IN}$ is the input voltage, ESR is the equivalent series resistance value of the output capacitor, ESL is the equivalent series inductance value of the output capacitor and the $C_{\rm OUT}$ is the output capacitor.

Low ESR capacitors are preferred to use. Ceramic, tantalum or low ESR electrolytic capacitors can be used depending on the output ripple requirements. When using the ceramic capacitors, the ESL component is usually negligible.

It is important to use the proper method to eliminate high frequency noise when measuring the output ripple. The figure shows how to locate the probe across the capacitor when measuring output ripple. Remove the scope probe plastic jacket in order to expose the ground at the tip of the probe. It gives a very short connection from the probe ground to the capacitor and eliminates noise.




Ceramic Capacitor

Inductor Selection

The output inductor is used for storing energy and filtering output ripple current. But the trade-off condition often happens between maximum energy storage and the physical size of the inductor. The first consideration for selecting the output inductor is to make sure that the inductance is large enough to keep the converter in the continuous current mode. That will lower ripple current and result in lower output ripple voltage. The ΔI_{L} is inductor peak-to-peak ripple current:

$$\Delta I_{L} = \frac{V_{OUT}}{F_{OSC} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The following diagram is an example to graphically represent ΔI_L equation.




A good compromise value between size and efficiency is to set the peak-to-peak inductor ripple current ΔI_L equal to 30% of the maximum load current. But setting the peak-to-peak inductor ripple current ΔI_L between 20%~50% of the maximum load current is also acceptable. Then the inductance can be calculated with the following equation:

$$\Delta I_L = 0.3 \times I_{OUT(MAX)}$$

$$L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times F_{OSC} \times \Delta I_{L}}$$

To guarantee sufficient output current, peak inductor current must be lower than the FR9833 high-side MOSFET current limit. The peak inductor current is shown as below:






Application Information (Continued)

Feedforward Capacitor Selection

Internal compensation function allows users saving time in design and saving cost by reducing the number of external components. The use of a feedforward capacitor C6 in the feedback network is recommended to improve transient response or higher phase margin.



For optimizing the feedforward capacitor, knowing the cross frequency is the first thing. The cross frequency (or the converter bandwidth) can be determined by using a network analyzer. When getting the cross frequency with no feedforward capacitor identified, the value of feedforward capacitor C6 can be calculated with the following equation:

$$C6 = \frac{1}{2\pi \times F_{CROSS}} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}$$

Where F_{CROSS} is the cross frequency.

To reduce transient ripple, the feedforward capacitor value can be increased to push the cross frequency to higher region. Although this can improve transient response, it also decreases phase margin and causes more ringing. In the other hand, if more phase margin is desired, the feedforward capacitor value can be decreased to push the cross frequency to lower region. In general, the feedforward capacitor range is between 10pF to 1nF.

PCB Layout Recommendation

The device's performance and stability are dramatically affected by PCB layout. It is recommended to follow these general guidelines shown as below:

- 1. Place the input capacitors and output capacitors as close to the device as possible. The traces which connect to these capacitors should be as short and wide as possible to minimize parasitic inductance and resistance.
- 2. Place feedback resistors close to the FB pin.
- 3. Keep the sensitive signal (FB) away from the switching signal (LX).
- 4. The exposed pad of the package should be soldered to an equivalent area of metal on the PCB. This area should connect to the GND plane and have multiple via connections to the back of the PCB as well as connections to intermediate PCB layers. The GND plane area connecting to the exposed pad should be maximized to improve thermal performance.
- 5. Multi-layer PCB design is recommended.





Figure 5. Recommended PCB Layout Diagram



Outline Information



SOP-8 (Exposed Pad) Package (Unit: mm)

1L

SYMBOLS	DIMENSION IN MILLIMETER				
UNIT	MIN	MAX			
А	1.25	1.70			
A1	0.00	0.15			
A2	1.25	1.55			
В	0.31	0.51			
D	4.80	5.00			
D1	3.04	3.50			
E	3.80	4.00			
E1	2.15	2.41			
е	1.20	1.34			
Н	5.80	6.20			
L	0.40	1.27			

Note : Followed From JEDEC MO-012-E.

Carrier Dimensions

Feed Direction								
Tape Size	Pocket Pitch	ReelS	Size (A)	Reel Width	Empty Cavity	Units per Reel		
(W1) mm	(P) mm	in	mm	(W2) mm	Length mm			
12	8	13	330	12.4	400~1000	2,500		

Life Support Policy

Fitipower's products are not authorized for use as critical components in life support devices or other medical systems.