





- ▼ Simple Drive Requirement
- ▼ Small Package Outline
- ▼ Surface Mount Device
- ▼ RoHS Compliant & Halogen Free



BV_{DSS}	-30V
$R_{DS(ON)}$	1.25 Ω
I_D	-840mA



Description

AP2315 series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The SOT-23S package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

Absolute Maximum Ratings @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	- 30	V
V_{GS}	Gate-Source Voltage	± 16	V
$I_D@T_A=25^\circ\text{C}$	Drain Current ³ , V_{GS} @ 10V	-840	mA
$I_D@T_A=70^\circ\text{C}$	Drain Current ³ , V_{GS} @ 10V	-670	mA
I_{DM}	Pulsed Drain Current ¹	-2.5	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation	0.69	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Maximum Thermal Resistance, Junction-ambient ³	180	$^\circ\text{C}/\text{W}$



Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10V, I_D=-0.8A$	-	-	1.25	Ω
		$V_{GS}=-4.5V, I_D=-0.5A$	-	-	2.4	Ω
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1	-	-3	V
g_{fs}	Forward Transconductance	$V_{DS}=-10V, I_D=-0.8A$	-	880	-	mS
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-30V, V_{GS}=0V$	-	-	-1	μA
I_{GSS}	Gate-Source Leakage	$V_{GS}=\pm 16V, V_{DS}=0V$	-	-	± 30	μA
Q_g	Total Gate Charge	$I_D=-0.8A$	-	1	1.6	nC
Q_{gs}	Gate-Source Charge	$V_{DS}=-25V$	-	0.6	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{GS}=-4.5V$	-	0.4	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=-15V$	-	10	-	ns
t_r	Rise Time	$I_D=-0.8A$	-	8	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	22	-	ns
t_f	Fall Time	$V_{GS}=-10V$	-	17	-	ns
C_{iss}	Input Capacitance	$V_{GS}=0V$	-	30	50	pF
C_{oss}	Output Capacitance	$V_{DS}=-25V$	-	15	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	10	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=-1.1A, V_{GS}=0V$	-	-	-1.3	V
t_{rr}	Reverse Recovery Time	$I_S=-0.8A, V_{GS}=0V,$	-	27	-	ns
Q_{rr}	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	30	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10s$; $400^\circ\text{C}/W$ when mounted on min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform



MARKING INFORMATION

