

HNOLOGY Triple Buck Regulator with 1.2A and Two 600mA Outputs and Individual Programmable References

## **FEATURES**

- Three Independent Current Mode Buck DC/DC Regulators (1.2A and 2 × 600mA)
- Single Pin Programmable V<sub>FB</sub> Servo Voltages from 800mV Down to 425mV (in 25mV Steps)
- Pull V<sub>FB</sub> High to Make Each 600mA Buck a Slave for Higher Current Operation
- Pulse-Skipping or Burst Mode® Operation
- Programmable Switching Frequency (1MHz to 3MHz) or Fixed 2.25MHz
- Synchronizable (1.2MHz to 3MHz)
- V<sub>IN</sub> Range 2.5V to 5.5V
- All Regulators Internally Compensated
- PGOOD Output Flag
- Quiescent Current <100µA (All Regulators in Burst Mode Operation)
- Zero Shutdown Current
- Overtemperature and Short-Circuit Protection
- Tiny 3mm × 3mm, 3mm × 4mm 20-Lead QFN and Thermally Enhanced TSSOP FE-16 Packages

# **APPLICATIONS**

- Portable Applications with Multiple Supply Rails
- General Purpose Step-Down DC/DC
- Dynamic Voltage Scaling Applications


## DESCRIPTION

The LTC®3569 contains three monolithic, synchronous step-down DC/DC converters. Intended for medium power applications, it operates over a 2.5V to 5.5V input voltage range. The operating frequency is adjustable from 1MHz to 3MHz, allowing the use of tiny, low cost capacitors and inductors. The three output voltages are independently programmable by toggling the EN pins up to 15 times, lowering the 800mV FB references by 25mV per cycle. The first buck regulator sources load currents up to 1200mA. The other two buck regulators each provide 600mA.

The two 600mA buck regulators can also be configured to operate as slave power stages, running in parallel with another internal buck regulator to supply higher load currents. When operating as parallel, slave output stages, discrete external components are shared and available output currents sum together.

7, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 6127815, 6304066, 6498466. 6580258. 6611131. 7170195.

## TYPICAL APPLICATION



#### 

3569fe

3569 TA01b





## **ABSOLUTE MAXIMUM RATINGS** (Notes 1, 6)


SV <sub>IN</sub> Voltage	0.3V to 6V (7V Transient)
PV <sub>INX</sub> Voltage	$S_{VIN} - 0.3V$ to $S_{VIN} + 0.3V$
ENX, MODE, PGOOD, SWX,	FBx $-0.3V$ to $S_{VIN} + 0.3V$
R <sub>T</sub> Voltage	0.3V to 6V
	±1mA

<b>Operating Junction Temperature Range</b>	
(Notes 6, 7)	40°C to 125°C
Storage Temperature Range	65°C to 125°C
Peak Reflow Temperature	260°C

## PIN CONFIGURATION







EXPOSED PAD (PIN 21) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3569EUD#PBF	LTC3569EUD#TRPBF	LDQF	20-Lead (3mm × 3mm) Plastic QFN	-40°C to 125°C
LTC3569IUD#PBF	LTC3569IUD#TRPBF	LDQF	20-Lead (3mm × 3mm) Plastic QFN	-40°C to 125°C
LTC3569EUDC#PBF	LTC3569EUDC#TRPBF	LFYW	20-Lead (3mm × 4mm) Plastic QFN	-40°C to 125°C
LTC3569IUDC#PBF	LTC3569IUDC#TRPBF	LFYW	20-Lead (3mm×4mm) Plastic QFN	-40°C to 125°C
LTC3569EFE#PBF	LTC3569EFE#TRPBF	3569FE	16-Lead Plastic TSSOP	-40°C to 125°C
LTC3569IFE#PBF	LTC3569IFE#TRPBF	3569FE	16-Lead Plastic TSSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{IN} = 3.6V$ unless otherwise noted (Notes 2, 7).

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SV <sub>IN</sub>	Input Supply Voltage		•	2.5		5.5	V
I <sub>VIN</sub>	Input Current Pulse-Skipping Mode	EN1 = SV <sub>IN</sub> , EN2, EN3 = MODE = 0V, I <sub>OUT1</sub> , = 0A, FB1 = 0.9V (Note 3)			230	365	μА
	Input Current Burst Mode Operation	EN1 = MODE = SV <sub>IN</sub> , EN2, EN3 = 0V, I <sub>OUT1</sub> , = 0A, FB1 = 0.9V (Note 3)			47	82	μА
I <sub>QX</sub>	Additional Input Current per Buck, Pulse Skipping	MODE = 0V, I <sub>OUTX</sub> , = 0A, FBx = 0.9V (Note 3)			140	225	μА
	Additional Input Current per Buck, Burst Mode Operation	MODE = SV <sub>IN</sub> , I <sub>OUTX</sub> , = 0A, FBx = 0.9V (Note 3)			22	36	μА
I <sub>QSHDN</sub>	Quiescent Current in Shutdown Mode	EN1, EN2, EN3 = 0V V <sub>SW1</sub> = V <sub>SW2</sub> = V <sub>SW3</sub> = 0V			0.1	1	μА
I <sub>PK1</sub>	Peak Inductor Current SW1			1.8	2.0	2.5	А
I <sub>PK2</sub> , I <sub>PK3</sub>	Peak Inductor Current SW2, SW3			0.780	1.0	1.3	А
$V_{FBX(MAX)}$	Maximum Feedback Voltage		•	0.784	0.8	0.816	V
V <sub>FBX(STEP)</sub>	Feedback Reference Step Size	Each Toggle on ENx			25		mV
V <sub>FBX(MIN)</sub>	Minimum Feedback Voltage	ENx Toggle 15 Times	•	0.405	0.425	0.44	V
V <sub>PROGFBX</sub>	Feedback Programming Range			0.425		0.8	V
I <sub>FBX</sub>	Feedback Pin Input Current	V <sub>FB</sub> = 0.8V	•			±0.2	μА
I <sub>LKSWX</sub>	Switch Pin Leakage Current	$V_{SWX} = 1.8V, V_{ENX} = SV_{IN}, V_{FBX} = 0.9V$				±1	μА
$\overline{D_X}$	Maximum Duty Cycle	FBx = 0V		100			%
R <sub>P1</sub>	R <sub>DSON</sub> of PSW for SW1	I <sub>SW1</sub> = 100mA (Note 5)			195		mΩ
R <sub>N1</sub>	R <sub>DSON</sub> of NSW for SW1	I <sub>SW1</sub> = -100mA (Note 5)			180		mΩ
R <sub>P2</sub> , R <sub>P3</sub>	R <sub>DSON</sub> of PSW for SW2, SW3	I <sub>SW2</sub> , I <sub>SW3</sub> = 100mA (Note 5)			265		mΩ
R <sub>N2</sub> , R <sub>N3</sub>	R <sub>DSON</sub> of NSW for SW2, SW3	$I_{SW2}$ , $I_{SW3} = -100$ mA (Note 5)			250		mΩ
RSWx_PD	SWx Pull-Down in Shutdown	ENx = 0V, V <sub>SWX</sub> = 1.2V, (FBx < SV <sub>IN</sub> )			2.3		kΩ
$\Delta V_{LINEREG}$	Reference Voltage Line Regulation	SV <sub>IN</sub> = 2.5V to 5.5V			0.04	0.2	%/V
$\Delta V_{LOADREG}$	Output Voltage Load Regulation	Pulse-Skipping Mode (Note 4)			0.5		%
t <sub>SS</sub>	Soft-Start Reference Ramp Rate				0.75		V/ms
t <sub>EN</sub>	Enable Turn-On Delay	From Last ENx Rise to Begin of Soft-Start Ramp			125	240	μs
t <sub>OFF</sub>	Enable Turn-Off Delay	From ENx Fall to Shutdown			170	330	μs
t <sub>PW</sub>	Enable Pulse Width			0.06		55	μs
I <sub>ENX</sub>	Enable Leakage Current	V <sub>ENX</sub> = 3.6V			0.02		μА
I <sub>MODE</sub>	Mode Leakage Current	V <sub>MODE</sub> = 3.6V			0.02		μА
$\overline{V_{IL}}$	Input Low Voltage	MODE, ENx				0.4	V
$V_{IH}$	Input High Voltage	MODE, ENx		1.2			V
T <sub>MODEPW</sub>	Pulse Width Applied to MODE Pin for Synchronizing			100			ns
PG00D	Power Good Threshold	V <sub>FBX</sub> Ramping Up V <sub>FBX</sub> Ramping Down			-8 -12		% %
T <sub>PGOOD</sub>	PGOOD Delay	Turn-On			8		μs
		Turn-Off			2		μs



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{IN} = 3.6V$ unless otherwise noted (Notes 2, 7).

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
R <sub>PGOOD</sub>	PGOOD Pull-Down On-Resistance	V <sub>FBX</sub> < 0.4V			380	525	Ω
UVLO	Undervoltage Lockout		•			2.5	V
f <sub>OSC</sub>	Fixed Oscillator Frequency	V <sub>RT</sub> = SV <sub>IN</sub>	•	1.9	2.25	2.8	MHz
f <sub>CLK(MAX)</sub>	Maximum Programmable Oscillator Frequency	R <sub>T</sub> = 100k	•	3.0			MHz
f <sub>CLK(MIN)</sub>	Minimum Programmable Oscillator Frequency	R <sub>T</sub> = 453k	•			1.0	MHz
f <sub>SYNC</sub>	Sync Frequency	V <sub>RT</sub> = SV <sub>IN</sub>				3	MHz
		R <sub>T</sub> = 453k		1.2			MHz

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Current into a pin is positive and current out of a pin is negative. All voltages referenced to SGND.

**Note 3:** Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.


**Note 4:** Specification is guaranteed by design and not 100% tested in production.


**Note 5:** Switch on-resistance verified by correlation to wafer level measurements.


**Note 6:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature exceeds 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

**Note 7:** The LTC3569 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC3569E is guaranteed to meet specified performance from 0°C to 85°C. Specifications over the –40°C to 125°C operating junction temperature range are assured by design characterization and correlation with statistical process controls. The LTC3569I is guaranteed to meet specified performance over the full –40°C to 125°C operating junction temperature range.


# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.










# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , unless otherwise noted.




















R<sub>DS(ON)</sub> SW2 and SW3 vs V<sub>SUPPLY</sub> and Temperature




#### V<sub>FB</sub> vs Temperature










# ISVIN





# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.
















# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.


Load Step Cross Talk, Pulse-Skipping,  $V_{IN}$  = 3.6V, CH1 =  $V_{OUT1}$ , CH2 =  $V_{OUT2}$ , CH3 =  $V_{OUT3}$ , CH4 =  $I_{LOAD1}$ 




Load Step Cross Talk, Pulse-Skipping,  $V_{IN}$  = 3.6V, CH1 =  $V_{OUT1}$ , CH2 =  $V_{OUT2}$ , CH3 =  $V_{OUT3}$ , CH4 =  $I_{LOAD2}$ 




Load Step Cross Talk, Pulse-Skipping,  $V_{IN}=3.6V$ , CH1 =  $V_{OUT1}$ , CH2 =  $V_{OUT2}$ , CH3 =  $V_{OUT3}$ , CH4 =  $I_{LOAD3}$ 




I<sub>SW</sub> Leakage vs V<sub>SUPPLY</sub> Buck 1



Soft-Start Into Heavy Load, PS,  $V_{IN}$  = 3.6V, CH1 =  $V_{OUT1}$ , CH2 =  $V_{OUT2}$ , CH3 =  $V_{OUT3}$ , CH4 =  $I_{IN}$ , R2 = PG00D



Soft-Start Into Light Load, PS,  $V_{IN}$  = 3.6V, CH1 =  $V_{OUT1}$ , CH2 =  $V_{OUT2}$ , CH3 =  $V_{OUT3}$ , CH4 =  $I_{IN}$ , R3 = PGOOD



## PIN FUNCTIONS

**EN1:** Enable Pin for Buck 1. Toggle up to 15 times to program reference feedback level from 800mV down to 425mV.

**EN2:** Enable Pin for Buck 2. Toggle up to 15 times to program reference feedback level from 800mV down to 425mV.

**EN3:** Enable Pin for Buck 3. Toggle up to 15 times to program reference feedback level from 800mV down to 425mV.

**FB1:** Receives the feedback voltage from the external resistive divider across the output of Buck 1. Nominal voltage for this pin is programmed with the EN1 pin from 800mV down to 425mV.

**FB2:** Receives the feedback voltage from the external resistive divider across the output of Buck 2. Nominal voltage for this pin is programmed with the EN2 pin from 800mV down to 425mV. When pulled to  $SV_{IN}$ , Buck 2 is put into slave mode, following Buck 1.

**FB3:** Receives the feedback voltage from the external resistive divider across the output of Buck 3. Nominal voltage for this pin is programmed with the EN3 pin from 800mV down to 425mV. When pulled to SV<sub>IN</sub>, Buck 3 is put into slave mode, following Buck 2.

**GND (Exposed Pad):** The exposed pad must be connected to PCB ground for rated thermal performance and for electrical connection in the TSSOP package.

**MODE:** Combination Mode Selection and Oscillator Synchronization Pin. This pin controls the operating mode of the device. When tied to SV<sub>IN</sub>, Burst Mode operation is selected. When tied to SGND, pulse-skipping mode is selected. The internal clock frequency synchronizes to an external oscillator applied to this pin. When synchronizing to an external clock, drive this pin with a logic-level signal with high and low pulse widths of at least 100ns. When synchronizing to an external clock, pulse-skipping mode is automatically selected.

**PGND1:** Main Power Ground Pin for Buck 1. Connect to the (–) terminal of the output capacitor for Buck1, and (–) terminal of  $C_{IN1}$ . Decoupling capacitors should be summed where power supply pins are shared.

**PGND2:** Main Power Ground Pin for Buck 2. Connect to the (–) terminal of the output capacitor for Buck2, and (–) terminal of  $C_{IN2}$ . Decoupling capacitors should be summed where power supply pins are shared.

**PGND3:** Main Power Ground Pin for Buck 3. Connect to the (-) terminal of the output capacitor for Buck3, and (-) terminal of  $C_{IN3}$ . Decoupling capacitors should be summed where power supply pins are shared.

**PGOOD:** The Power Good Pin. This open-drain output is released when an enabled output has risen to within 8% of the regulation voltage. When multiple outputs are enabled, PGOOD is the logical AND of each internal PGOOD.

**PV**<sub>IN1</sub>: Main Supply Pin for Buck 1. Decouple to PGND1 with a low ESR 4.7 $\mu$ F capacitor, C<sub>IN1</sub>. Decoupling capacitors should be summed where power supply pins are shared.

**PV**<sub>IN2</sub>: Main Supply Pin for Buck 2. Decouple to PGND2 with a low ESR 4.7 $\mu$ F capacitor, C<sub>IN2</sub>. Decoupling capacitors should be summed where power supply pins are shared.

**PV**<sub>IN3</sub>: Main Supply Pin for Buck 3. Decouple to PGND3 with a low ESR 4.7  $\mu$ F capacitor, C<sub>IN3</sub>. Decoupling capacitors should be summed where power supply pins are shared. For 16-lead plastic TSSOP FE package, PV<sub>IN1</sub> and PV<sub>IN3</sub> share pin 8.

 $R_T$ : Timing Resistor Pin. The free-running oscillator frequency is programmed by connecting a resistor from this pin to ground. Tie to  $SV_{IN}$  to get a fixed 2.25MHz operating frequency.

**SGND:** Main Ground Pin. Decouple to SV<sub>IN</sub>.

 $SV_{IN}$ : Main Supply Pin. Decouple to SGND with a low ESR 1 $\mu$ F capacitor.

**SW1:** Buck 1 Switch. Connect to the Inductor for Buck 1. This pin swings from  $PV_{IN1}$  to PGND1.

**SW2:** Buck 2 Switch. Connect to the Inductor for Buck 2. This pin swings from  $PV_{IN2}$  to PGND2.

**SW3:** Buck 3 Switch. Connect to the Inductor for Buck 3. This pin swings from  $PV_{IN3}$  to PGND3.

LINEAR TECHNOLOGY

# **BLOCK DIAGRAM**




Figure 1. Detailed Block Diagram

#### Introduction

The LTC3569 contains three constant-frequency, current mode buck DC/DC regulators. Both the P-channel and synchronous rectifier (N-channel) switches are internal to each buck. The operating frequency is determined by the value of the  $R_T$  resistor, or is fixed to 2.25MHz by pulling the  $R_T$  pin to  $SV_{IN}$ , or is synchronized to an external oscillator tied to the MODE pin. Users may select pulseskipping or Burst Mode operation to trade off output ripple for efficiency. Independent programmable reference levels allow the LTC3569 to suit a variety of applications.

The LTC3569 offers different power levels, a single 1.2A buck as well as two 600mA bucks. These three bucks may be configured in different parallel configurations, for versatile high current operation. The power stage of buck 2 can be configured as a slave to buck 1, by pulling FB2 to SV<sub>IN</sub>. The power stage of buck 3, can be configured to be a slave to buck 2, by pulling the FB3 pin to SV<sub>IN</sub>. To enable the slave power stage, pull the respective EN pin high. However if the master is disabled, the slave power stage is Hi-Z.

Each of the buck regulators supports 100% duty cycle operation (low dropout mode) when their input voltage drops very close to their output voltage. The switching regulators also include soft-start to limit inrush current when powering on, and short-circuit current protection.

#### **Main Control Loop**

During normal operation, the top power switch (P-channel MOSFET) is turned on at the beginning of a clock cycle. The P-channel current ramps up as the inductor charges. The peak inductor current is controlled by the internally compensated error amplifier output, I<sub>TH</sub>. The current comparator (PCOMP) turns off the P-channel and turns on the N-channel synchronous rectifier when the inductor current reaches the I<sub>TH</sub> level minus the offset of the slope compensation ramp. The energy stored in the inductor continues to flow through the bottom switch (N-channel) and into the load until either the inductor current approaches zero, or the next clock cycle begins. If the inductor current approaches zero the N comparator




Figure 2. Buck Block Diagram

(NCOMP) signals to turn-off the N-channel switch, so that is does not discharge the output capacitor. When a rising clock edge occurs, the P-channel switch turns on repeating the cycle.

The peak inductor current is controlled by the error amplifier (EA) and is influenced by the slope compensation. The error amplifier compares the FB pin voltage to the programmed internal reference (REF). When the load current increases, the FB voltage decreases. When the FB voltage falls below the reference voltage, the error amplifier output rises to increase the peak inductor current until the average inductor current matches the new load current. With the inductor current equal to the load current, the duty cycle will stabilize to a value equal to  $V_{OUT}/V_{IN}$ .

#### **Low Current Operation**

At light loads, the FB voltage may rise above the reference voltage. If this occurs the error amplifier signals the control loop to go to sleep, and the P-channel turns off immediately. The inductor current then discharges through the N-channel switch until the inductor current approaches zero; whereupon the SW goes Hi-Z, and the output capacitor supplies power to the load. When the load discharges the output capacitor the feedback voltage falls and the error amp wakes up the buck, restarting the main control loop as if a clock cycle has just begun. This sleep cycle helps minimize the switching losses which are dominated by the gate charge losses of the power devices. Two operating modes are available to control the operation of the LTC3569 at low currents, Burst Mode operation and pulse-skipping mode.

Select Burst Mode operation to optimize efficiency at low output currents. In Burst Mode operation the inductor current reaches a fixed current before the P-channel switch compares inductor current against the value determined by  $I_{TH}$ . This burst clamp causes the output voltage to rise above the regulation voltage and forces a longer sleep cycle. This greatly reduces switching losses and average quiescent current at light loads, at the cost of higher ripple voltage.

Pulse-skipping mode is intended for lower output voltage ripple at light load currents. Here, the peak P-channel current is compared with the value determined by the error amplifier output. Then, the P-channel is turned off and the N-channel switch is turned on until either the next cycle begins or the N-channel comparator (NCOMP) turns off the N-channel switch. If the NCOMP trips, the SW node goes Hi-Z and the buck operates discontinuously. In pulse-skipping mode the LTC3569 continues to switch at a constant frequency down to very low currents; where it eventually begins skipping pulses. Because the LTC3569 remains active at lighter load currents in pulse-skipping mode, the efficiency performance is traded off against output voltage ripple and electromagnetic interference (EMI).

#### **Dropout Operation**

When the input supply voltage decreases towards the output voltage the duty cycle automatically increases to 100%; which is the dropout condition. In dropout, the P-channel switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drop across the internal P-channel switch and the inductor.

### **Low Supply Operation**

The LTC3569 incorporates an undervoltage lockout circuit which shuts down the part when the input voltage drops below 2.5V to prevent unstable operation. The UVLO function does not reset the reference voltage DAC. (See Programming the Reference.)

#### **Slave Power Stage**

When the FB pin of one of the two 600mA regulators is tied to  $SV_{IN}$  that regulator's control circuits are disabled and the regulator's switch pin is configured to follow a master regulator; either the first 600mA regulator (regulator 2) or the 1.2A regulator (regulator 1). In this way, two regulator power stages are ganged together (e.g., switch pins shorted together to a single inductor) to support higher current levels. This permits three permutations of power levels: three independent regulators at 1.2A, 600mA and



600mA; two independent regulators at 1.2A each, where regulator 3 is placed in slave mode to regulator 2 and regulator 1 operates independently; or one 1.8A regulator and a second 600mA regulator, where regulator 2 is placed in slave mode to regulator 1, and regulator 3 is independent.

When regulator 2 is operating as a slave, pull pins EN2 and FB2 up to  $SV_{IN}$  to enable the slave power stage. Likewise when regulator 3 is operated as a slave, pull pins EN3 and FB3 up to  $SV_{IN}$  to enable the slave power stage. If the EN pin of the slave device is pulled low, then the slave power stage is disabled and that SW pin is Hi-Z.

#### Shutdown and Soft-Start

The main control loop is shut down after pulling the ENx pin to ground and waiting for the  $t_{OFF}$  delay period to expire. When in shutdown, but not in slave mode, a 2k resistor to PGND discharges the output capacitor. When all three regulators are turned off the LTC3569 enters low power shutdown where all functions are disabled, and quiescent current drops to below 1 $\mu$ A.

A soft-start is enabled when any buck is initially turned on, or following a thermal shutdown. Soft-start ramps the programmed internal reference at a rate of about 0.75V/ms. The output voltage follows the internal reference voltage ramp throughout the soft-start period. While in soft-start, the LTC3569 is forced into pulse-skipping mode until the PGOOD flag indicates that the output voltage is nearing the programmed regulation voltage. Once the PGOOD flag has tripped, if the MODE pin is high the regulator then operates in Burst Mode, otherwise the LTC3569 continues to operate in pulse-skipping mode.

#### **Thermal Protection**

If the die junction temperature exceeds 150°C, a thermal shutdown circuit disables all functions in the LTC3569, and the SW nodes will be pulled low with 2k pull-downs. After the die temperature drops below 125°C the LTC3569 restarts without changing the programmed reference voltage DAC; but a soft-start is initiated upon exiting thermal shutdown.

#### PGOOD Pin

The PGOOD pin is an open-drain output that indicates when all of the enabled regulator's output voltages have risen to within 92% of their programmed levels. The three bucks each have separate PGOOD comparators with hysteresis. The PGOOD flag drops if one of the enabled regulator's output voltages drops below 88% of the programmed level. Output voltage transient drops of duration less than 2µs are blanked and not reported at the PGOOD pin. The PGOOD pin open-drain driver is disabled if PGOOD is pulled up to a voltage above SV<sub>IN</sub>.

#### **Programming the Reference**

The full-scale reference voltage for each regulator is 0.8V. The reference can be programmed in -25mV steps by toggling the respective EN pin up to 15 times for a range from 800mV down to 425mV. This is illustrated in Figure 3. The EN pins require a minimum pulse width of 60ns, but no more than 55µs, as the toggle counter times out after the EN pin remains high for around 125 $\mu$ s ( $t_{EN}$ ). After the t<sub>EN</sub> timeout, the counter state is latched and sent on to the reference voltage DAC, and the counter is reset to full scale. If the EN pin begins to toggle again, the counter decrements on each falling edge. If the EN pin is toggled more than 15 times, the counter remains fixed at the lowest DAC reference level. To reprogram the DAC to full scale, hold the EN pin low for 170µs (t<sub>OFF</sub>), turning off the buck, and then pull EN high once. The buck then initiates a soft-start as V<sub>RFF</sub> ramps up to the full-scale value.

If the DAC is reprogrammed without forcing a shutdown, the soft-start ramp is not engaged and the reference steps to the new value. Avoid using the full-scale 0.8V reference in programmable output voltage applications if the application cannot tolerate the transition through shutdown and soft-start when switching between different reference levels.

LINEAR TECHNOLOGY




Figure 3.  $\ensuremath{V_{REF}}$  and ENx Timing Diagram

#### **Operating Frequency**

Selection of the operating frequency is a trade-off between efficiency and component size. High frequency operation allows for smaller inductor and capacitor values. Operation at lower frequencies improves the efficiency by reducing internal gate charge losses but requires larger inductance values and/or capacitance to maintain low output ripple voltage.

The operating frequency,  $f_{CLK}$ , of the LTC3569 is determined by an external resistor that is connected between the  $R_T$  pin and ground. The value of the resistor sets the ramp current that charges and discharges an internal timing capacitor within the oscillator. The relationship between oscillator frequency and  $R_T$  is calculated by the following equation:

$$R_T = (5.1855 \bullet 10^{11}) \bullet (f_{CLK})^{-1.027}$$

Or may be selected following the graph in Figure 4.




Figure 4. f<sub>CLK</sub> vs R<sub>T</sub>

The minimum frequency is limited by leakage and noise coupling due to the large resistance of R<sub>T</sub>.

If the  $R_{T}\ \text{pin}$  is tied to  $SV_{IN}$  the oscillation frequency is fixed at 2.25MHz.

Keep excess capacitance and noise (e.g., from the SW pins) away from the  $R_T$  pin. It is recommended to remove the GND plane beneath the  $R_T$  pin trace, and to route the  $R_T$  pin PCB trace away from the SW pins.

#### Minimum On-Time And Duty-Cycle

The maximum usable operating frequency is limited by the minimum on-time and the required duty cycle. In buck regulators, the duty cycle (DC) is the ratio of output to input voltage: DC =  $V_{OLIT}/V_{IN} = t_{ON}/(t_{OFF} + t_{ON})$ . At low duty cycles, the SW node is high for a small fraction of the total clock period. As this time period approaches the speed of the gate drive circuits and the comparators internal to the LTC3569, the dynamic loop response suffers. To avoid minimum on-time issues it is recommended to adjust the operating frequency down so as to keep the minimum duty cycle pulse width above 80ns. Thus, the maximum operating frequency should be selected such that the duty cycle does not demand SW pulse widths below the minimum on-time. The maximum clock frequency, f<sub>CLKMAX</sub>, is selected from either the internal fixed frequency clock, or a timing resistor at the R<sub>T</sub> pin, or synchronizing clock applied to the MODE pin. The minimum on-time requirement is met by adhering to the following formula:

$$f_{CLKMAX} = (V_{OUT}/V_{IN(MAX)})/t_{MIN-ON}$$

For example, if  $V_{OUT}$  is 0.8V and  $V_{IN}$  ranges up to 5.5V, the maximum clock frequency is limited to no more than 1.8MHz.

#### **Mode Selection And Frequency Synchronization**

The MODE pin is a multi-purpose pin which provides mode selection and frequency synchronization. Connecting this pin to  $\mathrm{SV}_{\mathrm{IN}}$  enables Burst Mode operation, which provides the best low current efficiency at the cost of a higher output voltage ripple. When this pin is connected to ground, pulse-skipping operation is selected which provides the lowest output voltage and current ripple at the cost of low current efficiency.

Synchronize the LTC3569 to an external clock signal by tying a clock source to the MODE pin. Select the  $R_T$  pin resistance so that the internal oscillator frequency is set to 20% lower than the applied external clock frequency to ensure adequate slope compensation, since slope compensation is derived from the internal oscillator. During synchronization, the mode is set to pulse skipping.

The external clock source applied to the MODE pin requires minimum low and high pulse widths of about 100ns.



#### **Setting the Output Voltages**

The LTC3569 develops independent internal reference voltages for each of the feedback pins. These reference voltages are programmed from 0.8V down to 0.425V in -25mV increments by toggling the appropriate EN pin. The output voltage is set by a resistive divider according to the following formula (refer to Figure 9 for resistor designations):

$$V_{OUT1} = V_{REF1}(1 + R1/R2),$$

where  $V_{RFF1}$  is programmed by toggling the EN1 pin.

$$V_{OUT2} = V_{RFF2}(1 + R3/R4),$$

where  $V_{RFF2}$  is programmed by toggling the EN2 pin.

$$V_{OUT3} = V_{REF3}(1 + R5/R6),$$

where V<sub>REF3</sub> is programmed by toggling the EN3 pin.

Keeping the current small ( $<5\mu A$ ) in these resistors maximizes efficiency, but making the current too small may allow stray capacitance to cause noise problems and reduce the phase margin of the error amp loop.

To improve the frequency response, use a feedforward capacitor,  $C_F$ , on the order of 20pF across the leading feedback resistor (R1, R3, and R5). Take care to route each FB line away from noise sources, such as the inductor or the SW line. Remove the ground plane from below the FB PCB routes to limit stray capacitance to GND on these pins.

#### Inductor Selection

Although the inductor does not influence the operating frequency, the inductor value has a direct effect on ripple current. The inductor ripple current  $\Delta I_L$  decreases with higher inductance and increases with higher  $V_{IN}$  or  $V_{OUT}$ :

$$\Delta I_L = V_{OUT}/(f_{CLK} \bullet L) \bullet (1 - V_{OUT}/V_{IN})$$

Accepting larger values of  $\Delta I_{L}$  allows the use of low inductances, but results in higher output voltage ripple, greater core losses, and lower output current capability.

A reasonable starting point for setting ripple current is  $\Delta I_L = 0.3 \bullet I_{OUT(MAX)}$ , where  $I_{OUT(MAX)}$  is the maximum load current. The largest ripple current  $\Delta I_L$  occurs at the maximum input voltage. To guarantee that the ripple current stays below a specified maximum, choose the inductor value according to the following equation:

$$L = V_{OUT}/(f_{CLK} \bullet \Delta I_L) \bullet (1 - V_{OUT}/V_{IN(MAX)})$$

The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the peak inductor current falls below a level set by the burst clamp. Lower inductor values result in higher ripple current which causes this to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values increase the burst frequency and reduces efficiency.

Choose an inductor with a DC current rating at least 1.5 times larger than the maximum load current to ensure that the inductor core does not saturate during normal operation. If an output short-circuit is a possible condition, select an inductor that is rated to handle the maximum peak current specified for the regulators. To maximize efficiency, choose an inductor with a low DC resistance; as power loss in the inductor is due to I<sup>2</sup>R losses. Where I<sup>2</sup> is the square of the average output current and R is the ESR of the inductor.

**Table 1. Low Profile Inductors** 

VENDOR/ Part number	VALUE (µH)	IDC (APPROX.)	RDC (Ω)	HEIGHT (mm)
Wurth 7440430022 744031002	2.2 2.5	2.50 1.45	0.023 0.050	2.80 1.65
MuRata LQH55PN1R2 LQH55PN2R2	1.2 2.2	2.60 2.10	0.021 0.031	1.85 1.85
Toko, DEV518C 1124BS-1R8N 1124BS-2R4M	1.8 2.4	2.70 2.30	0.047 0.054	1.80 1.80
EPCOS B824691152M000 B824691221M000	1.5 2.2	1.70 1.55	0.046 0.065	1.20 1.20



#### Input/Output Capacitor Selection

Use low equivalent series resistance (ESR) ceramic capacitors at the switching regulator outputs as well as at the input supply pins. It is recommended to use only X5R or X7R ceramic capacitors because they retain their capacitance over wider voltage and temperature ranges than other ceramic types.

For good transient response and stability the input and output capacitors should retain at least 50% of rated capacitance value over temperature and bias voltage. Check with capacitor data sheets to ensure that bias voltage and temperature derating is taken into account when selecting capacitors.

In continuous mode, the input supply current is a square wave of duty cycle  $V_{OUT}/V_{IN}$ . The maximum input capacitor ripple current is approximated by:

 $C_{IN}$  required  $I_{RMS} \approx I_{OUT(MAX)}(V_{OUT}(V_{IN}-V_{OUT}))^{1/2}/V_{IN}$ This formula's maximum is approximately  $I_{RMS} = I_{OUT(MAX)}/2$ .

In an output short-circuit situation, the input capacitor ripple current is approximately:

$$C_{IN}$$
 required  $I_{RMS} \approx I_{PK} / \sqrt{3}$ 

Thus, the ripple current in an output short-circuit is about 2.5 times larger than for nominal operation. Take care in selecting the input capacitor so as not to exceed the capacitor manufacturer's specification for self heating due to the ripple current.

Two factors influence the selection of the output capacitor. The first is load voltage droop,  $V_{DROOP}$ , the second is the output capacitor ESR effect on ripple voltage.

Load voltage droops on a load current step,  $\Delta I_{OUT}$ , where the output capacitor supports the output voltage for typically 2 to 3 clock cycles until the inductor current charges up to the load step current level. A good estimate of output capacitor value required to maintain a droop of less than  $V_{DROOP}$  is given by:

 $C_{OUT}\approx 2.5 \bullet \Delta I_{OUT}/(f_{CLK} \bullet V_{DROOP})$ 

The second factor that influences the selection of the output capacitor is the effect of output capacitor ESR on the output voltage ripple as a result of the inductor ripple current. The amplitude of voltage ripple,  $\Delta V_{OUT}$ , is determined by:

$$\Delta V_{OUT} \approx \Delta I_L (ESR + 1/(8 \bullet f_{CLK} \bullet C_{OUT}))$$

Where  $\Delta I_L$  is the ripple current in the inductor, and ESR is the equivalent series resistance of the output capacitor. Using ceramic capacitors, this voltage ripple is usually negligible.

**Table 2. Capacitors** 

VENDOR/PART NUMBER	VALUE (μF)
Murata: GRM21BR71A106KE51	10
Murata: 06036D475KAT	4.7
TDK: C1608X5R0J106M C1608X7R1C105K	10 1

### **Printed Circuit Board Layout Considerations**

There are three main considerations to take into account while designing a PCB layout for the LTC3569. The first consideration is regarding switching noise coupling onto the FB pin traces and the R<sub>T</sub> pin trace, or causing radiated electromagnetic induction (EMI). The noise is mitigated by placing the inductors and input decoupling capacitors as close as possible to the LTC3569. Furthermore, careful placement of a contiguous ground plane directly under the high frequency switching node traces of the LTC3569 mitigates EMI; since high frequency eddy currents follow the ground plane in loops. The larger the area of the current return loops the larger EMI that is radiated. Placing input decoupling capacitors close to the corresponding PV<sub>IN</sub>/PGND pins directly reduces the area (and therefore the inductance) of ground returns. Also, place a group of vias directly under the grounded backside of the package leading to an internal ground plane. Place the ground plane on the second layer of the PCB to minimize parasitic inductance.



The second consideration is stray capacitance on the FB pin traces and the  $R_T$  pin trace to GND. This is taken into account by cutting the ground plane beneath these traces. However, wherever the ground plane is cut, add additional decoupling capacitors across the break to provide a path for high-frequency ground return currents to flow.

Finally, the third consideration is stray impedance between the SW node and the inductor when operating with a slave power stage. It is important to keep the stray inductance of the slave power device to a minimum, by keeping the trace from slave SW to the main SW as short as possible. This requirement is necessary to ensure that the slave power device's share of the inductor current does not exceed that of the master as well as to keep the current density in the slave device under control. The inductor should be placed close to the master SW pin to minimize stray impedance and allow the master to control the inductor current.

#### **Thermal Considerations**

In the majority of applications, the LTC3569 does not dissipate much heat due to its high efficiency. However, in applications where the LTC3569 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, the LTC3569 will be turned off and 2k resistive pull-downs are tied to all the SW nodes.

To prevent the LTC3569 from exceeding maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. Temperature rise is:

$$t_{RISE} = P_D \bullet \theta_{JA}$$

Where  $P_D$  is the power dissipated by the regulator and  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, T<sub>J</sub>, is given by:

$$T_J = t_{RISE} + T_A$$
.

Where  $T_A$  is the ambient temperature.

As an example, consider the case when the LTC3569 is in dropout at an input voltage of 2.7V with load currents of 1000mA, 500mA and 500mA for bucks 1, 2 and 3 respectively, at an ambient temperature of 85°C. From the Typical Performance Characteristics, the  $R_{DS(0N)}$  of buck1 is 0.190 $\Omega$ , and for buck2 and buck3 it is 0.265 $\Omega$ . Therefore, power dissipated by the LTC3569 is:

$$P_D = I_1^2 R_{DS(ON)1} + I_2^2 R_{DS(ON)2} + I_3^2 R_{DS(ON)3}$$

$$= 322.5 \text{mW}$$

At 85°C ambient the junction temperature is:

$$T_J = 322.5 \text{mW} \cdot 68 \text{°C/W} + 85 \text{°C} = 106.9 \text{°C}.$$

This junction temperature is below the absolute maximum junction temperature of 125°C.

# Design Example 1: 2.5V, 1.8V and 1.2V From a Li-lon Battery

As a design example, consider using the LTC3569 in a portable application with a Li-Ion battery source. The battery provides an SV<sub>IN</sub> from 2.9V to 4.2V. The loads require 2.5V, 1.8V and 1.2V with current requirements of up to 800mA, 400mA and 400mA respectively when active. The first load, with the 2.5V rail has no standby requirements, however loads 2 and 3 each require a current of 1mA in standby. Since two of the loads require low current operation, Burst Mode operation is selected. With  $V_{IN(MAX)}$  at 4.2V and  $V_{OUT(MIN)} = 1.2V$ , the maximum clock frequency is 3.57MHz based on minimum on-time requirements. To simplify the board layout, the fixed 2.25MHz internal frequency is selected.



#### **Selecting The Inductors**

Calculating the inductor values for 30% ripple current at maximum SV<sub>IN</sub>:

 $L1 = 2.5V/(2.25MHz \cdot 240mA) \cdot (1-2.5V/4.2V) = 1.9\mu H$ 

 $L2 = 1.8V/(2.25MHz \cdot 120mA) \cdot (1-1.8V/4.2V) = 3.8\mu H$ 

 $L3 = 1.2V/(2.25MHz \cdot 120mA) \cdot (1-1.2V/4.2V) = 3.1\mu H$ 

Choosing a vendor's closest values gives L1 =  $2.2\mu H$ , L2 = L3 =  $3.3\mu H$ . These values result in the maximum ripple currents of:

 $\Delta I_{L1} = 2.5 \text{V}/(2.25 \text{MHz} \cdot 2.2 \mu \text{H}) \cdot (1-2.5 \text{V}/4.2 \text{V}) = 204 \text{mA}$ 

 $\Delta I_{L2} = 1.8V/(2.25MHz \cdot 3.3\mu H) \cdot (1-1.8V/4.2V) = 139mA$ 

 $\Delta I_{L3} = 1.2V/(2.25MHz \cdot 3.3\mu H) \cdot (1-1.2V/4.2V) = 115mA$ 

#### **Selecting The Output Capacitors**

The value of the output capacitors are calculated based on a 5% load droop for maximum load current step. The output droop is usually about 2.5 times the linear drop of the first cycle and is estimated based on the following formula:

$$C_{OUT} = 2.5 \cdot I_{OUT(MAX)} / (f_{CLK} \cdot V_{DROOP})$$

The output capacitor values are calculated as:

 $C_{OUT1} = 2.5 \cdot 800 \text{mA}/(2.25 \text{MHz} \cdot 125 \text{mV}) = 7.1 \mu\text{F}$ 

 $C_{OUT2} = 2.5 \cdot 400 \text{mA}/(2.25 \text{MHz} \cdot 90 \text{mV}) = 4.9 \mu \text{F}$ 

 $C_{OUT3} = 2.5 \cdot 400 \text{mA}/(2.25 \text{MHz} \cdot 60 \text{mV}) = 7.4 \mu\text{F}$ 

Choosing the closest standard values gives,  $C_{OUT1} = 10\mu F$ ,  $C_{OUT2} = 4.7\mu F$  and  $C_{OUT3} = 10\mu F$ .


A  $22\mu F$  input capacitor is selected since the Li-lon battery has sufficiently low output impedance.

### **Setting The Output Voltages**

Without toggling the EN pins the LTC3569 develops a 0.8V reference voltage for each of the feedback pins. The output voltages are set by a resistive divider as follows:

$$V_{OUT} = 0.8 \cdot (1 + R1/R2)$$

The resistors in Figure 5 are selected as the nearest 1% standard resistor values. To improve frequency response feedforward capacitors of 10pF and 20pF are used.



**Design Example 1: Burst Mode Operation** 




Figure 5. Triple Buck DC/DC Regulators: 800mA, 400mA, 400mA

LINEAR TECHNOLOGY

# Design Example 2: Dual Bucks, 1.8V at 1.8A and 1.5V at 600mA

For this example, the LTC3569 is configured to deliver two fixed voltages of 1.8V and 1.5V from a generic supply over the full operating range, 2.5V to 5.5V. The load requirements range from <1mA in standby mode up to 1.8A for the 1.8V supply and 600mA for the 1.5V supply.

The fixed internal clock frequency of 2.25MHz meets the minimum on-time requirements. Burst Mode operation is selected for high efficiency at the low standby current level. Calculating the inductor values for 30% ripple current at max  $SV_{IN}$ :

 $L1 = 1.8V/(2.25MHz \cdot 540mA) \cdot (1-1.8V/5.5V) = 1.0\mu H$ 

 $L2 = 1.5V/(2.25MHz \cdot 180mA) \cdot (1-1.5V/5.5V) = 2.2\mu H$ 


Calculating the value of the output capacitors:

 $C_{OUT1} = 2.5 \cdot 1800 \text{mA}/(2.25 \text{MHz} \cdot 90 \text{mV}) = 22 \mu \text{F}$ 

 $C_{OUT2} = 2.5 \cdot 600 \text{mA}/(2.25 \text{MHz} \cdot 75 \text{mV}) = 8.9 \mu \text{F}$ 

An input capacitor of  $22\mu F$  is selected to support the maximum ripple current of 1.2A. An additional  $0.1\mu F$  low ESR capacitor is placed between SV<sub>IN</sub> and SGND.

The resistor values shown in Figure 6 are selected as the closest standard 1% resistors to obtain the correct output voltages with the full-scale reference voltages of 0.8V. And 20pF feedforward capacitors are placed across the leading feedback resistors.



Design Example 2: 1.8A Load Step on Buck1 with Buck2 Slave, Burst Mode Operation




Figure 6. Dual Buck DC/DC Regulators: 1.8V at 1800mA, and 1.5V at 600mA

#### Design Example 3: Dual Programmable Bucks

In this example consider two buck regulators operating from a 2.5V to 5.5V unregulated supply that are required to generate two independently programmable supplies that must step from 1.2V in standby up to 1.8V when active, with a maximum load current of 1.2A when active and 1mA in standby. Additionally, this application anticipates possible output short circuits, and is required to operate without damage in such a situation.

Buck 1 is selected for the first regulator, and buck 3 is configured as a slave power stage in parallel with buck 2 by pulling FB3 up to  $V_{\rm IN}$  to obtain the required current level for the second regulator. Burst Mode operation is selected to achieve high efficiency during standby operation. The internal 2.25MHz clock frequency is selected, as it satisfies the minimum on-time requirement. Next, two reference voltages are selected to match the ratio of the active to


standby voltages: 1.8V/1.2V = 1.5. The 0.75V and 0.5V reference levels mach this ratio. The resistors shown in Figure 7 are selected to obtain the correct feedback ratio from standard 1% resistors. Calculating the inductor values for 30% ripple current at maximum SV<sub>IN</sub>:

$$L = 1.8V/(2.25MHz \cdot 360mA) \cdot (1-1.8V/5.5V) = 1.5\mu H.$$

The output capacitor values are selected as the nearest standard value to obtain 5% voltage droop at maximum load current step.

$$C_{OUT} = 2.5 \cdot 1200 \text{mA}/(2.25 \text{MHz} \cdot 90 \text{mV}) \approx 15 \mu \text{F}.$$

Select an output capacitor with an ESR of less than  $50m\Omega$  to obtain an output voltage ripple of less than 30mV. Finally select an input capacitor rated for the worst-case short-circuit ripple current of 2  $I_{PK}/\sqrt{3}\approx 2.5A,$  when both outputs are shorted to GND.



### Design Example 3: Soft-Start to Standby (1.2V)




Figure 7. Dual Programmable Buck DC/DC Regulators: 1200mA, 1200mA

LINEAR

#### Design Example 4: Dual Programmable Bucks

In this example consider two buck regulators operating from a 2.5V to 5.5V unregulated supply that are required to generate two independently programmable supplies that must step from 1.2V in standby up to 1.6V when active, with a maximum load current of 0.8A when active and 1mA in standby. Furthermore, when switching between active and standby, the load voltage should not droop.

Buck 1 is selected for the first regulator, and buck 3 is configured as a slave power stage in parallel with buck 2 by pulling FB3 up to  $V_{IN}$  to obtain the required current level for the second regulator. Burst Mode operation is selected to achieve high efficiency during standby operation. The internal 2.25MHz clock frequency is selected, as it satisfies the minimum on-time requirement. Next, two reference voltages are selected to match the ratio of the active to standby voltages: 1.6V/1.2V = 1.3333. There are three reference value ratios that match this ratio: 0.8V and 0.6V, 0.7V and 0.525V, and 0.6V and 0.45V. As the load cannot


tolerate a voltage droop when switching from standby to active, the 0.7V and 0.525V references are selected to match the ratio of output voltages. With this ratio, the buck does not need to be shutdown as it would if the full-scale 0.8V reference level was chosen. The resistors shown in Figure 8 are selected to obtain the nearest feedback ratio from standard 1% resistors. Calculating the inductor values for 30% ripple current at maximum SV<sub>IN</sub>:

$$L = 1.6V/(2.25MHz \cdot 240mA) \cdot (1-1.6V/5.5V) \approx 2.2\mu H.$$

The output capacitor values are selected as the nearest standard value to obtain 5% voltage droop at maximum load current step.

$$C_{OUT} = 2.5 \cdot 800 \text{mA}/(2.25 \text{MHz} \cdot 90 \text{mV}) \approx 10 \mu \text{F}.$$

Select an output capacitor with an ESR of less than  $50m\Omega$  to obtain an output voltage ripple of less than 30mV. Finally select an input capacitor rated for the worst-case short-circuit ripple current of 2  $I_{PK}/\sqrt{3}\approx 2.5A,$  when both outputs are shorted to GND.






Figure 8. Dual Programmable Buck DC/DC Regulators




## PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

# $\begin{array}{c} \text{UD Package} \\ \text{20-Lead Plastic QFN (3mm} \times \text{3mm)} \end{array}$

(Reference LTC DWG # 05-08-1720 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



BOTTOM VIEW—EXPOSED PAD

#### NOTE:

- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




## PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### **UDC** Package 20-Lead Plastic QFN (3mm × 4mm)

(Reference LTC DWG # 05-08-1742 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE




## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### FE Package 16-Lead Plastic TSSOP (4.4mm)

(Reference LTC DWG # 05-08-1663 Rev K) **Exposed Pad Variation BA** 



- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS ARE IN  $\frac{\text{MILLIMETERS}}{\text{(INCHES)}}$
- 3. DRAWING NOT TO SCALE
- 4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
- \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE

# **REVISION HISTORY** (Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	01/11	Added UDC package. Reflected throughout the data sheet	1 to 26
Е	04/14	Added spec for PGOOD Current to Absolute Maximum Ratings	2
		Clarified Pin Configuration for FE package	2
		Clarified Pin Description for PV <sub>IN3</sub> for FE package	8



## TYPICAL APPLICATION




Figure 9. Triple Programmable Buck DC/DC Regulators

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC3406A/ LTC3406AB	600mA, 1.5MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.6V, I <sub>Q</sub> = 20 $\mu$ A, I <sub>SD</sub> <1 $\mu$ A, ThinSOT <sup>TM</sup> Package
LTC3407A/ LTC3407A-2	Dual 600mA/600mA 1.5MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.6V, I <sub>Q</sub> = 40 $\mu$ A, I <sub>SD</sub> <1 $\mu$ A, MS10E, 3mm × 3mm DFN-10 Package
LTC3411A	1.25A, 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 60 $\mu$ A, $I_{SD}$ <1 $\mu$ A, MS10, 3mm $\times$ 3mm DFN-10 Package
LTC3412A	2.5A, 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 60 $\mu$ A, $I_{SD}$ <1 $\mu$ A, 4mm × 4mm QFN-16, TSSOP-16E Package
LTC3417A-2	Dual 1.5A/1A, 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.3V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 125 $\mu$ A, $I_{SD}$ <1 $\mu$ A, TSSOP-16E, 3mm × 5mm DFN-16 Package
LTC3419/LTC3419-1	Dual 600mA/600mA 2.25MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.6V, I <sub>Q</sub> = 35 $\mu$ A, I <sub>SD</sub> <1 $\mu$ A, MS10, 3mm × 3mm DFN-10 Package
LTC3544/LTC3544B	Quad 100mA/200mA/200mA/300mA, 2.25MHz Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.3V to 5.5V, V <sub>OUT(MIN)</sub> = 0.8V, I <sub>Q</sub> = 70 $\mu$ A, I <sub>SD</sub> <1 $\mu$ A, 3mm × 3mm QFN-16 Package
LTC3545/LTC3545-1	Triple, $800\text{mA} \times 3$ , $2.25\text{MHz}$ Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.3V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 58 $\mu$ A, $I_{SD}$ <1 $\mu$ A, 3mm × 3mm QFN-16 Package
LTC3547/LTC3547B	Dual 300mA, 2.25MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ <1 $\mu$ A, DFN-8 Package
LTC3548/LTC3548-1/ LTC3548-2	Dual 400mA and 800mA I <sub>OUT</sub> , 2.25MHz, Synchronous Step- Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ <1 $\mu$ A, MS10E, 3mm × 3mm DFN-10 Package
LTC3561	1.25A, 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.8V, I <sub>Q</sub> = 240 $\mu$ A, I <sub>SD</sub> <1 $\mu$ A, 3mm × 3mm DFN-8 Package
LTC3562	Quad, I <sup>2</sup> C Interface, 600mA/600mA/400mA/400mA, 2.25MHz Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.9V to 5.5V, $V_{OUT(MIN)}$ = 0.425V, $I_Q$ = 100 $\mu$ A, $I_{SD}$ <1 $\mu$ A, 3mm × 3mm QFN-20 Package