

# ON Semiconductor® NDS331N N-Channel Logic Level Enhancement Mode Field Effect Transistor

### **General Description**


Features


These N-Channel logic level enhancement mode power field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize onstate resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

 $R_{\rm DS(ON)} = 0.16 \ \Omega \ @ \ V_{\rm GS} = 4.5 \ V.$ Industry standard outline SQT-23 surface mount package

1.3 A, 20 V.  $R_{\rm DS(ON)}$  = 0.21  $\Omega$  @ V<sub>GS</sub> = 2.7 V

- Industry standard outline SOT-23 surface mount package using poprietary SuperSOT<sup>™</sup>-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Exceptional on-resistance and maximum DC current capability.





## **Absolute Maximum Ratings** $T_{A} = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		NDS331N	
V <sub>DSS</sub>	Drain-Source Voltage		20	V
V <sub>GSS</sub>	Gate-Source Voltage - Continuous		8	V
I <sub>D</sub>	Maximum Drain Current - Continuous	(Note 1a)	1.3	А
	- Pulsed		10	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
T_,T <sub>stg</sub>	Operating and Storage Temperature Range		-55 to 150	°C
THERMA	L CHARACTERISTICS			
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V				1	μA
			T <sub>J</sub> =125°C			10	μA
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V				100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -8 V, V <sub>DS</sub> = 0 V				-100	nA
ON CHAR	ACTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		0.5	0.7	1	V
			T <sub>J</sub> =125°C	0.3	0.53	0.8	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 2.7 V, I <sub>D</sub> = 1.3 A			0.15	0.21	Ω
			T <sub>J</sub> =125°C		0.24	0.4	
		$V_{\rm GS}$ = 4.5 V, I <sub>D</sub> = 1.5 A			0.11	0.16	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS}$ = 2.7 V, $V_{DS}$ = 5 V		3			A
		$V_{GS}$ = 4.5 V, $V_{DS}$ = 5 V		4			
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 1.3 A,			3.5		S
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz			162		pF
C <sub>oss</sub>	Output Capacitance				85		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				28		pF
SWITCHI	NG CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 1 A,			5	20	ns
t,	Turn - On Rise Time	$V_{GS}$ = 5 V, $R_{Gen}$ = 6 $\Omega$			25	40	ns
t <sub>D(off)</sub>	Turn - Off Delay Time				10	20	ns
t <sub>r</sub>	Turn - Off Fall Time				5	20	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 5 V, I_D = 1.3 A,$ $V_{GS} = 4.5 V$			3.5	5	nC
Q <sub>gs</sub>	Gate-Source Charge				0.3		nC
$Q_{gd}$	Gate-Drain Charge				1		nC

NDS331N N-Channel Logic Level Enhancement Mode Field Effect Transistor

Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)									
Symbol	Parameter	Conditions	Min	Тур	Мах	Units			
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS									
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current				0.42	А			
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				10	А			
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 0.42 A (Note 2)$		0.8	1.2	V			
Notes:		-	•	•	•	·			


1. R<sub>gub</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>gub</sub> is guaranteed by design while R<sub>gub</sub> is determined by the user's board design.

 $P_{D}(t) = \frac{T_{J} - T_{A}}{R_{\theta J} \, \underline{k}^{t}} = \frac{T_{J} - T_{A}}{R_{\theta J} \, \underline{c}^{t} R_{\theta C} \underline{k}^{t}} = I_{D}^{2}(t) \times R_{DS(ON)} g_{T_{J}}$ 


Typical  $R_{_{B^{JA}}}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 250°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2oz copper.


b. 270°C/W when mounted on a 0.001 in<sup>2</sup> pad of 2oz copper.




 $\label{eq:Scale 1: 1 on letter size paper} Scale 1: 1 on letter size paper \\ 2. Pulse Test: Pulse Width \leq 300 \mu s, Duty Cycle \leq 2.0\%. \\$ 



NDS331N N-Channel Logic Level Enhancement Mode Field Effect Transistor



NDS331N N-Channel Logic Level Enhancement Mode Field Effect Transistor



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative