74LVC16373A-Q100; 74LVCH16373A-Q100

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state Rev. 3 — 15 February 2019 Pr

Product data sheet

nexperia

1. General description

The 74LVC16373A-Q100 and 74LVCH16373A-Q100 are 16-bit D-type transparent latches featuring separate D-type inputs with bus hold (74LVCH16373A-Q100 only) for each latch and 3-state outputs for bus-oriented applications. One Latch Enable (LE) input and one Output Enable (\overline{OE}) are provided for each octal. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.

The device consists of two sections of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are transparent, that is, the latch outputs change each time its corresponding D-input changes. The latches store the information that was present at the D-inputs one set-up time (t_{su}) preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches. Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Multibyte flow-through standard pinout architecture
- · Multiple low inductance supply pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (74LVCH16373A-Q100 only)
- High-impedance when V_{CC} = 0 V
- Complies with JEDEC standard:
 - JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
 - CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V


3. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC16373ADGG-Q100	-40 °C to +125 °C	TSSOP48	plastic thin shrink small outline package;	SOT362-1
74LVCH16373ADGG-Q100			48 leads; body width 6.1 mm	
74LVC16373ADGV-Q100	-40 °C to +125 °C	TSSOP48 [1]	plastic thin shrink small outline package;	SOT480-1
74LVCH16373ADGV-Q100			48 leads; body width 4.4 mm; lead pitch 0.4 mm	

[1] Also known as TVSOP48.

4. Functional diagram









Fig. 4. Bus hold circuit

5. Pinning information



5.1. Pinning

5.2. Pin description

Table 2. Pin description						
Symbol	Pin	Description				
10E, 20E	1, 24	output enable input (active LOW)				
1LE, 2LE	48, 25	latch enable input (active HIGH)				
GND	4, 10, 15, 21, 28, 34, 39, 45	ground (0 V)				
V _{CC}	7, 18, 31, 42	supply voltage				
1Q0 to 1Q7	2, 3, 5, 6, 8, 9, 11, 12	data output				
2Q0 to 2Q7	13, 14, 16, 17, 19, 20, 22, 23	data output				
1D0 to 1D7	47, 46, 44, 43, 41, 40, 38, 37	data input				
2D0 to 2D7	36, 35, 33, 32, 30, 29, 27, 26	data input				

6. Functional description

Table 3. Function table

Per section of eight bits.

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH to LOW LE transition

L = LOW voltage level; I = LOW voltage level one set-up time prior to the HIGH to LOW LE transition

Z = high-impedance OFF-state

Operating modes	Input			Internal latch Outp		
	nOE	nLE	nDn		nQ0 to nQ7	
Enable and read register	L	Н	L	L	L	
(transparent mode)	L	Н	Н	Н	Н	
Latch and read register	L	L	1	L	L	
	L	L	h	Н	Н	
Latch register and disable outputs	Н	L	1	L	Z	
	Н	L	h	Н	Z	

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0	-50	-	mA
VI	input voltage	[1	-0.5	+6.5	V
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0	-	±50	mA
Vo	output voltage	output HIGH or LOW state [2	-0.5	V _{CC} + 0.5	V
		output 3-state [2	-0.5	+6.5	V
I _O	output current	$V_{O} = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C [3	-	500	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] Above 60 °C, the value of P_{tot} derates linearly with 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V _{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.2 V to 2.7 V	0	-	20	ns/V
		V _{CC} = 2.7 V to 3.6 V	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +85	5 °C	-40 °C to	o +125 ℃	Unit
			Min	Typ [1]	Max	Min	Max	V V
V _{IH}	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	0.65V _{CC}	-	-	0.65V _{CC}	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	0.35V _{CC}	-	0.35V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
	_	V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}						
	output voltage	I _O = -100 μA; V _{CC} = 1.65 V to 3.6 V	V _{CC} - 0.2	-	-	V _{CC} - 0.3	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	1.2	-	-	1.05	-	V
		I _O = -8 mA; V _{CC} = 2.3 V	1.8	-	-	1.65	-	V
	I_0 = -12 mA; V_{CC} = 2.7 V	2.2	-	-	2.05	-	V	
		I _O = -18 mA; V _{CC} = 3.0 V	2.4	-	-	2.25	-	V
	I _O = -24 mA; V _{CC} = 3.0 V	2.2	-	-	2.0	-	V	
V _{OL}		V _I = V _{IH} or V _{IL}						
	output voltage	I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.45	-	0.65	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	-	0.6	-	0.8	V
		I_{O} = 12 mA; V_{CC} = 2.7 V	-	-	0.4	-	0.6	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.55	-	0.8	V
lı	input leakage current	V _{CC} = 3.6 V; [2] V _I = 5.5 V or GND	-	±0.1	±5	-	±20	μA
I _{OZ}	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 3.6 \text{ V};$ [2] $V_{O} = 5.5 \text{ V or GND}$	-	±0.1	±5	-	±20	μA
I _{OFF}	power-off leakage current	$V_{CC} = 0 V; V_1 \text{ or } V_0 = 5.5 V$	-	±0.1	±10	-	±20	μA
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = V_{CC} or GND; I_O = 0 A	-	0.1	20	-	80	μA
∆I _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_I = V_{CC} - 0.6 V; I_O = 0 A$	-	5	500	-	5000	μA
CI	input capacitance	$V_{CC} = 0 V \text{ to } 3.6 V;$ $V_I = GND \text{ to } V_{CC}$	-	5.0	-	-	-	pF

74LVC16373A-Q100; 74LVCH16373A-Q100

Symbol	Parameter	Conditions	-40	0 °C to +85	°C	-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
I _{BHL}	bus hold LOW	V _{CC} = 1.65; V _I = 0.58 V [3] [4]	10	-	-	10	-	μA
	current	V _{CC} = 2.3; V _I = 0.7 V	30	-	-	25	-	μA
	V _{CC} = 3.0; V _I = 0.8 V	75	-	-	60	-	μA	
I _{BHH}	I _{BHH} bus hold HIGH current	V _{CC} = 1.65; V _I = 1.07 V [3] [4]	-10	-	-	-10	-	μA
		V _{CC} = 2.3; V _I = 1.7 V	-30	-	-	-25	-	μA
		V _{CC} = 3.0; V _I = 2.0 V	-75	-	-	-60	-	μA
I _{BHLO}	bus hold LOW	V _{CC} = 1.95 V [3] [5]	200	-	-	200	-	μA
	overdrive current	V _{CC} = 2.7 V	300	-	-	300	-	μA
	current	V _{CC} = 3.6 V	500	-	-	500	-	μA
I _{BHHO}	bus hold	V _{CC} = 1.95 V [3] [5]	-200	-	-	-200	-	μA
	HIGH overdrive	V _{CC} = 2.7 V	-300	-	-	-300	-	μA
current		V _{CC} = 3.6 V	-500	-	-	-500	-	μA

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

[2] The bus hold circuit is switched off when $V_I > V_{CC}$ allowing 5.5 V on the input pin.

[3] Valid for data inputs (74LVCH16373A-Q100) only; control inputs do not have a bus hold circuit.

[4] The specified sustaining current at the data inputs holds the input below the specified V₁ level.

[5] The specified overdrive current at the data input forces the data input to the opposite logic input state.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 10.

Symbol	Parameter	Conditions	-4(0 °C to +85	°C	-40 °C to	o +125 °C	Unit
			Min	Тур [1]	Мах	Min	Max	-
t _{pd}	propagation delay	Dn to Qn; see Fig. 6 [2]						
		V _{CC} = 1.2 V	-	12	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	1.5	5.4	11.4	1.5	13.2	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.9	5.7	1.0	6.6	ns
		V _{CC} = 2.7 V	1.5	2.9	4.9	1.5	6.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.4	4.4	1.0	5.5	ns
		LE to Qn; see Fig. 7						
		V _{CC} = 1.2 V	-	14	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	2.0	6.4	12.4	2.0	14.4	ns
		V _{CC} = 2.3 V to 2.7 V	1.5	3.4	6.1	1.5	7.1	ns
		V _{CC} = 2.7 V	1.5	3.0	5.3	1.5	7.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.5	2.9	4.8	1.5	6.0	ns
t _{en}	enable time	OE to Qn; see Fig. 8[2]						
		V _{CC} = 1.2 V	-	18	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	1.5	5.5	12.4	1.5	14.3	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	3.1	6.6	1.0	7.6	ns
		V _{CC} = 2.7 V	1.5	3.3	5.7	1.5	7.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.5	4.9	1.0	6.5	ns

74LVC16373A-Q100: 74LVCH16373A-Q100

Symbol	Parameter	Conditions	-4(0 °C to +85	°C	n .1 2.8 10.5 n .1 1.0 6.0 n .3 1.5 8.0 n .4 1.5 7.0 n - 5.0 - n - 5.0 - n - 3.0 - n - 3.0 - n - 3.0 - n - 2.5 - n - 2.0 - n - 2.5 - n - 2.0 - n		
			Min	Typ [1]	Max	Min	Max	
t _{dis}	disable time	OE to Qn; see Fig. 8 [2]						
		V _{CC} = 1.2 V	-	11	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V	2.8	4.5	9.1	2.8	10.5	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.5	5.1	1.0	6.0	ns
		V _{CC} = 2.7 V	1.5	3.3	6.3	1.5	8.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.5	3.1	5.4	1.5	7.0	ns
t _W	pulse width	LE HIGH; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	5.0	-	-	5.0	-	ns
		V _{CC} = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		V _{CC} = 2.7 V	3.0	-	-	3.0	-	ns
		V _{CC} = 3.0 V to 3.6 V	3.0	2.0	-	3.0	-	ns
t _{su}	set-up time	Dn to LE; see Fig. 9						
		V _{CC} = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.5	-	-	2.5	-	ns
		V _{CC} = 2.7 V	2.0	-	-	2.0	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.0	1.0	-	2.0	-	ns
t _h	hold time	Dn to LE; see Fig. 9						
		V _{CC} = 1.65 V to 1.95 V	2.5	-	-	2.5	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.0	-	-	2.0	-	ns
		V _{CC} = 2.7 V	0.9	-	-	0.9	-	ns
		V _{CC} = 3.0 V to 3.6 V	+0.9	-1.0	-	+0.9	-	ns
t _{sk(o)}	output skew time	$V_{\rm CC}$ = 3.0 V to 3.6 V [3]	-	-	1.0	-	1.5	ns
C _{PD}	power dissipation	per input; $V_1 = GND$ to V_{CC} [4]						
	capacitance	V _{CC} = 1.65 V to 1.95 V	-	10.8	-	-	-	pF
		V _{CC} = 2.3 V to 2.7 V	-	13.0	-	-	-	pF
		V _{CC} = 3.0 V to 3.6 V	-	15.0	-	-	-	pF

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

 t_{en} is the same as t_{PZL} and $t_{\text{PZH}}.$

t_{dis} is the same as t_{PLZ} and t_{PHZ}.
[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; f_o = output frequency in MHz

C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs

10.1. Waveforms and test circuit





Fig. 8. 3-state enable and disable times




Nexperia


74LVC16373A-Q100; 74LVCH16373A-Q100

Table 8. Measurement points

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Supply voltage	Input		Output					
Supply voltage	input		Output	Output				
V _{cc}	VI	V _M	V _M	V _X	V _Y			
1.2 V	V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} - 0.15 V			
1.65 V to 1.95 V	V _{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} - 0.15 V			
2.3 V to 2.7 V	V _{CC}	0.5 × V _{CC}	$0.5 \times V_{CC}$	V _{OL} + 0.15 V	V _{OH} - 0.15 V			
2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V			
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V			





Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.


 V_{EXT} = External voltage for measuring switching times.

Fig. 10. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load	Load		V _{EXT}		
V _{cc}	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}	
1.2 V	V _{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND	
1.65 V to 1.95 V	V _{CC}	≤ 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND	
2.3 V to 2.7 V	V _{CC}	≤ 2 ns	30 pF	500 Ω	open	2 × V _{CC}	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 × V _{CC}	GND	

11. Package outline



74LVC16373A-Q100; 74LVCH16373A-Q100





12. Abbreviations

Table 10. Abbreviations	Table 10. Abbreviations					
Acronym	Description					
CDM	Charged Device Model					
CMOS	Complementary Metal-Oxide Semiconductor					
DUT	Device Under Test					
ESD	ElectroStatic Discharge					
НВМ	Human Body Model					
MIL	Military					
MM	Machine Model					
TTL	Transistor-Transistor Logic					

13. Revision history

Table 11. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC_LVCH16373A_Q100 v.3	20190215	Product data sheet	-	74LVC_LVCH16373A_Q100 v.2		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type numbers 74LVC16373ADGV-Q100 and 74LVCH16373ADGV-Q100 added. 					
74LVC_LVCH16373A_Q100 v.2	20140710	Product data sheet	-	74LVC_LVCH16373A_Q100 v.1		
Modifications:	 74LVC16373ADL-Q100 and 74LVCH16373ADL-Q100 removed. 					
74LVC_LVCH16373A_Q100 v.1	20140624	Product data sheet	-	-		

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	4
6. Functional description	4
7. Limiting values	5
8. Recommended operating conditions	5
9. Static characteristics	6
10. Dynamic characteristics	7
10.1. Waveforms and test circuit	9
11. Package outline	11
12. Abbreviations	13
13. Revision history	13
14. Legal information	14

© Nexperia B.V. 2019. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 15 February 2019