74LVT16543A

3.3 V 16-bit registered transceiver; 3-state

Rev. 3 — 1 October 2018

Product data sheet

1. General description

The 74LVT16543A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

The 74LVT16543A contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B enable ($n\overline{EAB}$) input and the A-to-B latch enable ($n\overline{LEAB}$) input are LOW, the A-to-B path is transparent.

A subsequent LOW-to-HIGH transition of the nLEAB signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With nEAB and nOEAB both LOW, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the nEBA, nLEBA, and nOEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

2. Features and benefits

- 16-bit universal bus interface
- 3-state buffers
- Input and output interface capability to systems at 5 V supply
- · TTL input and output switching levels
- Output capability: +64 mA/-32 mA
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up 3-state
- Power-up reset
- No bus current loading when output is tied to 5 V bus
- Latch-up protection:
 - JESD78B Class II exceeds 500 mA
- ESD protection:
 - HBM: JESD22-A114F exceeds 2000 V
 - MM: JESD22-A115-A exceeds 200 V

3. Ordering information


Table 1. Ordering information

Type number	Package	Package									
	Temperature range	Name	Description	Version							
74LVT16543ADL	-40 °C to +85 °C	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1							
74LVT16543ADGG	-40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1							




3.3 V 16-bit registered transceiver; 3-state

4. Functional diagram




3.3 V 16-bit registered transceiver; 3-state



3.3 V 16-bit registered transceiver; 3-state

5. Pinning information

5.1. Pinning



3.3 V 16-bit registered transceiver; 3-state

5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1A0, 1A1, 1A2, 1A3, 1A4, 1A5, 1A6, 1A7	5, 6, 8, 9, 10, 12, 13, 14	data inputs/outputs
2A0, 2A1, 2A2, 2A3, 2A4, 2A5, 2A6, 2A7	15, 16, 17, 19, 20, 21, 23, 24	data inputs/outputs
1B0, 1B1, 1B2, 1B3, 1B4, 1B5, 1B6, 1B7	52, 51, 49, 48, 47, 45, 44, 43	data inputs/outputs
2B0, 2B1, 2B2, 2B3, 2B4, 2B5, 2B6, 2B7	42, 41, 40, 38, 37, 36, 34, 33	data inputs/outputs
1OEAB, 1OEBA, 2OEAB, 2OEBA	1, 56, 28, 29	A to B / B to A output enable inputs (active LOW)
1EAB, 1EBA, 2EAB, 2EBA	3, 54, 26, 31	A to B / B to A enable inputs (active LOW)
1LEAB, 1LEBA, 2LEAB, 2LEBA	2, 55, 27, 30	A to B / B to A latch enable inputs (active LOW)
GND	4, 11, 18, 25, 32, 39, 46, 53	ground (0 V)
Vcc	7, 22, 35, 50	supply voltage

6. Functional description

Table 3. Function selection [1]

Inputs				Outputs	Status		
nOEAB or nOEBA	nEAB or nEBA	nLEAB or nLEBA	nAn or nBn	nBn or nAn			
Н	Х	Х	Х	Z	Disabled		
Х	Н	Х	Х	Z	Disabled		
L	↑	L	h	Z	Disabled + Latch		
L	↑	L	I	Z	Disabled + Latch		
L	L	↑	h	Н	Latch + Display		
L	L	↑	I	L	Latch + Display		
L	L	L	Н	Н	Transparent		
L	L	L	L	L	Transparent		
L	L	Н	X	NC	Hold		

^[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH transition of nLEAB, nLEBA, nEAB and nEBA;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH transition of $n\overline{LEAB}$, $n\overline{LEBA}$, $n\overline{EAB}$ and $n\overline{EBA}$;

X = don't care;

 $[\]uparrow$ = LOW-to-HIGH transition of n $\overline{\text{LEAB}}$, n $\overline{\text{LEBA}}$, n $\overline{\text{EAB}}$ or n $\overline{\text{EBA}}$;

NC = no change;

Z = high-impedance OFF-state.

3.3 V 16-bit registered transceiver; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+7.0	V
V _O	output voltage	output in OFF or HIGH state [1]	-0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0	-50	-	mA
I _{OK}	output clamping current	V _O < 0	-50	-	mA
Io	output current	output in LOW state	-	128	mA
		output in HIGH state	-64	-	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[2]	-	+150	°C

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		2.7	3.6	٧
VI	input voltage		0	5.5	V
T _{amb}	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
V _{IK}	input clamping voltage	V _{CC} = 2.7 V; I _{IK} = -18 mA	-	-0.85	-1.2	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.8	V
V _{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μ A	V _{CC} - 0.2	V _{CC}	-	V
		V _{CC} = 2.7 V; I _{OH} = -8 mA	2.4	2.54	-	V
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -32 \text{ mA}$	2.0	2.36	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 2.7 V; I _{OL} = 100 μA	-	0.07	0.2	V
		V _{CC} = 2.7 V; I _{OL} = 24 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 16 mA	-	0.2	0.4	V
		V _{CC} = 3.0 V; I _{OL} = 32 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 64 mA	-	0.35	0.55	V
I _{OH}	HIGH-level output current		-	-	-32	mA

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

3.3 V 16-bit registered transceiver; 3-state

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
I _{OL}	LOW-level output current		-	-	32	mA
		current duty cycle ≤ 50 %; f _i ≥ 1 kHz	-	-	64	mA
$V_{OL(pu)}$	power-up LOW-level output voltage	$V_{CC} = 3.6 \text{ V}; I_{O} = 1 \text{ mA}; V_{I} = V_{CC} \text{ or GND } [$	2] -	0.13	0.55	V
l _l	input leakage current	control pins				
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	0.1	10	μA
		V_{CC} = 3.6 V; V_I = V_{CC} or GND	-	0.1	±1	μA
		I/O data pins	3]			
		V _{CC} = 3.6 V; V _I = 5.5 V	-	0.5	20	μA
		$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC}$	-	0.5	10	μA
		V _{CC} = 3.6 V; V _I = 0 V	-	1	-5	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$	-	1	±100	μΑ
I _{BHL}	bus hold LOW current	V _{CC} = 3.0 V; V _I = 0.8 V	75	130	-	μΑ
I _{BHH}	bus hold HIGH current	V _{CC} = 3.0 V; V _I = 2.0 V	-75	-140	-	μΑ
I _{BHLO}	bus hold LOW overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$ [4]	500	-	-	μA
I _{внно}	bus hold HIGH overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$ [4]	-	-	-500	μA
I _{CEX}	output high leakage current	output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$	-	45	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ [§ $V_I = \text{GND or } V_{CC}; n\overline{OE} = \text{don't care}$	-	35	±100	μA
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$				
		outputs HIGH	-	0.07	0.12	mA
		outputs LOW	-	4.5	6	mA
		outputs disabled [6	6] -	0.07	0.12	mA
ΔI _{CC}	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; one input = V_{CC} - 0.6 V; other inputs at V_{CC} or GND	7] -	0.1	0.2	mA
C _I	input capacitance	at control pins; V _I = 0 V or 3.0 V	-	3	-	pF
C _{I/O}	input/output capacitance	at input/output data pins, outputs disabled; V _{I/O} = 0 V or 3.0 V	-	9	-	pF

- All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C. For valid test results, data must not be loaded into the latches after applying power. [2]
- [3] Unused pins at V_{CC} or GND.
- [4]
- This is the bus hold overdrive current required to force the input to the opposite logic state. This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. [5]
- From V_{CC} = 1.2 V to V_{CC} = 3.0 V to 3.6 V a transition time of 100 µs is permitted. This parameter is valid for T_{amb} = +25 °C only. I_{CC} with the outputs disabled is measured with outputs pulled to V_{CC} or GND. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

3.3 V 16-bit registered transceiver; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 9.


Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
t _{pd}	propagation delay	nAn to nBn or nBn to nAn; see Fig. 5	[2]			
		V _{CC} = 2.7 V	-	-	4.4	ns
		V _{CC} = 3.3 V ± 0.3 V	1.0	2.2	3.7	ns
t _{pd}	propagation delay	nLEBA to nAn, nLEAB to nBn; see Fig. 6	[2]			
		V _{CC} = 2.7 V	-	-	6.2	ns
		V _{CC} = 3.3 V ± 0.3 V	1.5	2.7	4.8	ns
t _{PZH}	OFF-state to HIGH	nOEBA to nAn, nOEAB to nBn; see Fig. 7				
	propagation delay	V _{CC} = 2.7 V	-	-	6.1	ns
		V _{CC} = 3.3 V ± 0.3 V	1.5	2.8	4.6	ns
t _{PZL}	OFF-state to LOW	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
	propagation delay	V _{CC} = 2.7 V	-	-	6.6	ns
		V _{CC} = 3.3 V ± 0.3 V	1.5	2.6	5.0	ns
t _{PHZ}	HIGH to OFF-state	nOEBA to nAn, nOEAB to nBn; see Fig. 7			4.4 3.7 6.2 4.8 6.1 4.6	
	propagation delay	V _{CC} = 2.7 V	-	-	5.7	ns
		V _{CC} = 3.3 V ± 0.3 V	2.0	3.1	5.2	ns
t _{PLZ}	LOW to OFF-state	nOEBA to nAn, nOEAB to nBn; see Fig. 7				
	propagation delay	V _{CC} = 2.7 V	-	-	4.7	ns
		V _{CC} = 3.3 V ± 0.3 V	2.0	3.2	4.6	ns
t _{PZH}	OFF-state to HIGH	nEBA to nAn, nEAB to nBn; see Fig. 7				
	propagation delay	V _{CC} = 2.7 V	-	-	6.1	ns
		V _{CC} = 3.3 V ± 0.3 V	1.5	2.9	4.8	ns
t _{PZL}	OFF-state to LOW	nEBA to nAn, nEAB to nBn; see Fig. 7				
	propagation delay	V _{CC} = 2.7 V	-	-	6.6	ns
t _{PZL}		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	2.6	5.1	ns
t _{PHZ}	HIGH to OFF-state	nEBA to nAn, nEAB to nBn; see Fig. 7	; see Fig. 6 [2] 6.2 1.5 2.7 4.8 n; see Fig. 7 6.1 1.5 2.8 4.6 n; see Fig. 7 6.6 1.5 2.6 5.0 n; see Fig. 7 5.7 2.0 3.1 5.2 n; see Fig. 7 4.7 2.0 3.2 4.6 ee Fig. 7 6.1 1.5 2.9 4.8 ee Fig. 7 6.6 1.5 2.6 5.1 ee Fig. 7 6.6 2.0 3.1 5.1 ee Fig. 7 4.5 2.0 3.2 4.3 ; see Fig. 8 0.5 4.5 2.8 4.8 1.5 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8 1.5 - 6.8			
	propagation delay	V _{CC} = 2.7 V	-	-	5.7	ns
		V _{CC} = 3.3 V ± 0.3 V	2.0	3.1	5.1	ns
t _{PLZ}	LOW to OFF-state	nEBA to nAn, nEAB to nBn; see Fig. 7			2.7	
	propagation delay	V _{CC} = 2.7 V	-	-	4.5	ns
		V _{CC} = 3.3 V ± 0.3 V	2.0	3.2	4.3	ns
t _{su(H)}	set-up time HIGH	nAn to nLEAB, nBn to nLEBA; see Fig. 8				
		V _{CC} = 2.7 V	0.5	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	0.8	0.4	-	ns
t _{su(L)}	set-up time LOW	nAn to nLEAB, nBn to nLEBA; see Fig. 8				
		V _{CC} = 2.7 V	1.5	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.0	0.1	-	ns
t _{h(H)}	hold time HIGH	nAn to nLEAB, nBn to nLEBA; see Fig. 8				
		V _{CC} = 2.7 V	0.5	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.0	0.2	-	ns

3.3 V 16-bit registered transceiver; 3-state

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
t _{h(L)}	hold time LOW	nAn to nLEAB, nBn to nLEBA; see Fig. 8				
		V _{CC} = 2.7 V	1.3	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.2	0.4	-	ns
t _{su(H)}	set-up time HIGH	nAn to nEAB, nBn to nEBA; see Fig. 8				
		V _{CC} = 2.7 V	0.4	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	0.7	0.1	-	ns
t _{su(L)}	set-up time LOW	nAn to nEAB, nBn to nEBA; see Fig. 8				
		V _{CC} = 2.7 V	1.5	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.3	0.1	-	ns
t _{h(H)}	hold time HIGH	nAn to nEAB, nBn to nEBA; see Fig. 8				
		V _{CC} = 2.7 V	0.8	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.2	0.2	-	ns
t _{h(L)}	hold time LOW	nAn to nEAB, nBn to nEBA; see Fig. 8				
		V _{CC} = 2.7 V	1.4	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.3	0.4	-	ns
t _{WL}	pulse width LOW	nLEAB and nLEBA; see Fig. 6				
		V _{CC} = 2.7 V	1.8	-	-	ns
		V _{CC} = 3.3 V ± 0.3 V	1.8	1.0	-	ns


^[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 3.3 V

10.1. Waveforms and test circuit



^[2] t_{pd} is the same as t_{PLH} and t_{PHL}


3.3 V 16-bit registered transceiver; 3-state



See Table 8 for measurement points.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig. 6. Input (nLEAB, nLEBA) to output (nBn, nAn) propagation delays and pulse width LOW



See <u>Table 8</u> for measurement points.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 7. 3-state output enable and disable times



See Table 8 for measurement points.


The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 8. Data set-up and hold times for the inputs nAn and nBn to nLEBA, nLEAB, nEBA and nEAB inputs

Table 8. Measurement points

Input		Output					
V _I V _M		V _M	V _x	V _y			
2.7 V			V _{OL} + 0.3 V	V _{OH} - 0.3 V			

3.3 V 16-bit registered transceiver; 3-state





Test data is given in Table 9.

Definitions test circuit:

R_L = Load resistance;

 C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator;

 V_{EXT} = External voltage for measuring switching times.

Fig. 9. Test circuit for measuring switching times

Table 9. Test data

Input				Load		V _{EXT}			
V _I	'ı fi t		t _r , t _f	R _L C _L		t _{PHZ} , t _{PZH} t _{PLZ} , t _{PZL}		t _{PLH} , t _{PHL}	
2.7 V	≤ 10 MHz 500 ns		≤ 2.5 ns	500 Ω	50 pF	GND	6 V	open	

3.3 V 16-bit registered transceiver; 3-state

11. Package outline

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

10 mm

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT371-1		MO-118				99-12-27 03-02-18

Fig. 10. Package outline SOT371-1 (SSOP56)

3.3 V 16-bit registered transceiver; 3-state

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1




Fig. 11. Package outline SOT364-1 (TSSOP56)

MO-153

SOT364-1

99-12-27

03-02-19

3.3 V 16-bit registered transceiver; 3-state

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
MIL	Military
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVT16543A v.3	20181001	Product data sheet	-	74LVT16543A v.2	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 				
74LVT16543A v.2	19980219	Product specification	-	74LVT16543A v.1	
74LVT16543A v.1	-	Product specification		-	

3.3 V 16-bit registered transceiver; 3-state

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVT16543A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved

3.3 V 16-bit registered transceiver; 3-state

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	4
5.1. Pinning	4
5.2. Pin description	5
6. Functional description	5
7. Limiting values	6
8. Recommended operating conditions	6
9. Static characteristics	6
10. Dynamic characteristics	8
10.1. Waveforms and test circuit	9
11. Package outline	12
12. Abbreviations	14
13. Revision history	14
14. Legal information	15

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 October 2018

[©] Nexperia B.V. 2018. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nexperia:

74LVT16543ADL 74LVT16543ADGG,112 74LVT16543ADGG,118 74LVT16543ADL,512 74LVT16543ADL,518 74LVT16543ADGGS 74LVT16543ADGGY