









**BQ24650** 

SLUSA75B-JULY 2010-REVISED JANUARY 2020

# **BQ24650 Stand-Alone Synchronous Buck Battery Charge Controller for Solar Power** With Maximum Power Point Tracking

## **Features**

- Maximum Power Point Tracking (MPPT) capability by input Voltage regulation
- Programmable MPPT setting
- 5-V to 28-V Input solar panel
- 600-kHz NMOS-NMOS Synchronous buck controller
- Resistor programmable float voltage
- Accommodates Li-Ion/Polymer, LiFePO4, lead acid chemistries
- Accuracy
  - ±0.5% Charge voltage regulation
  - ±3% Charge current regulation
  - ±0.6% Input voltage regulation
- **High Integration** 
  - Internal loop compensation
  - Internal digital soft start
- Safety
  - Input overvoltage protection
  - Battery temperature-sensing
  - Battery absent detection
  - Thermal shutdown
- Charge status outputs for LED or host processor
- Charge enable on MPPSET pin
- Automatic sleep mode for low power consumption
  - < 15-μA OFF-state battery discharge current</li>
- Small 3.5 × 3.5 mm<sup>2</sup> 16-pin QFN package

# 2 Applications

- Solar-powered applications
- Remote monitoring stations
- Portable handheld instruments
- 12-V to 24-V Automotive systems
- Current-limited power source

# Description

The BQ24650 device is a highly integrated switchmode battery charge controller. It provides input voltage regulation, which reduces charge current when input voltage falls below a programmed level. When the input is powered by a solar panel, the input regulation loop lowers the charge current so that the solar panel can provide maximum power output.


BQ24650 offers а constant-frequency synchronous PWM controller with high accuracy and current voltage regulation, charge preconditioning, charge termination, and charge status monitoring.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BQ24650	VQFN (16)	3.50 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application**





# **Table of Contents**

1	Features 1		8.4 Device Functional Modes	21
2	Applications 1	9	Application and Implementation	. 23
3	Description 1		9.1 Application Information	23
4	Revision History2		9.2 Typical Application	23
5	Description (continued)3	10	Power Supply Recommendations	. 29
6	Pin Configuration and Functions	11	Layout	. 29
7	Specifications5		11.1 Layout Guidelines	29
•	7.1 Absolute Maximum Ratings 5		11.2 Layout Example	30
	7.2 ESD Ratings	12	Device and Documentation Support	. 31
	7.3 Recommended Operating Conditions		12.1 Device Support	31
	7.4 Thermal Information		12.2 Receiving Notification of Documentation Update	s <mark>31</mark>
	7.5 Electrical Characteristics		12.3 Support Resources	31
	7.6 Typical Characteristics		12.4 Trademarks	31
8	Detailed Description 12		12.5 Electrostatic Discharge Caution	31
•	8.1 Overview		12.6 Glossary	31
	8.2 Functional Block Diagram 12	13	Mechanical, Packaging, and Orderable	
	8.3 Feature Description		Information	. 31
	·			

# 4 Revision History

C	Changes from Revision A (April 2016) to Revision B	Page
•	Changed Title	
•	Deleted Component Values from Typical Application on Page 1.	······· ·
_	Changes from Original ( July 2040) to Pavisian A	
С	Changes from Original (July 2010) to Revision A	Page
•		




# 5 Description (continued)

The BQ24650 charges the battery in three phases: pre-conditioning, constant current, and constant voltage. Charge is terminated when the current reaches 1/10 of the fast charge rate. The pre-charge timer is fixed at 30 minutes. The BQ24650 automatically restarts the charge cycle if the battery voltage falls below an internal threshold and enters a low quiescent current sleep mode when the input voltage falls below the battery voltage.

The BQ24650 supports a battery from 2.1 V to 26 V with VFB set to a 2.1-V feedback reference. The charge current is programmed by selecting an appropriate sense resistor. The BQ24650 is available in a 16 -pin, 3.5 mm  $\times$  3.5 mm<sup>2</sup> thin QFN package.



# 6 Pin Configuration and Functions



**Pin Functions** 

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	VCC	Р	IC power positive supply. Place a $1-\mu F$ ceramic capacitor from VCC to GND and place it as close as possible to IC. Place a $10-\Omega$ resistor from input side to VCC pin to filter the noise.
2	MPPSET	I	Input voltage set point. Use a voltage divider from input source to GND to set voltage on MPPSET to 1.2 V. To disable charge, pull MPPSET below 75 mV.
3	STAT1	0	Open-drain charge status output to indicate various charger operation. Connect to the cathode of LED with 10 k $\Omega$ to the pullup rail. LOW or LED light up indicates charge in progress. Otherwise stays HI or LED stays off. When any fault condition occurs, both STAT1 and STAT2 are HI, or both LEDs are off.
4	TS	I	Temperature qualification voltage input. Connect to a negative temperature coefficient thermistor. Program the hot and cold temperature window with a resistor divider from VREF to TS to GND. A 103AT-2 thermister is recommended.
5	STAT2	0	Open-drain charge status output to indicate various charger operation. Connect to the cathode of LED with 10 k $\Omega$ to the pullup rail. LOW or LED light up indicates charge is complete. Otherwise, stays HI or LED stays off. When any fault condition occurs, both STAT1 and STAT2 are HI, or both LEDs are off.
6	VREF	Р	3.3-V reference voltage output. Place a 1-µF ceramic capacitor from VREF to GND pin close to the IC. This voltage could be used for programming voltage on TS and the pullup rail of STAT1 and STAT2.
7	TERM_EN	I	Charge termination enable. Pull TERM_EN to GND to disable charge termination. Pull TERM_EN to VREF to allow charge termination. TERM_EN must be terminated and cannot be left floating.
8	VFB	I	Charge voltage analog feedback adjustment. Connect the output of a resistor divider powered from the battery terminals to this node to adjust the output battery voltage regulation.
9	SRN	I	Charge current sense resistor, negative input. A 0.1-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from SRN to GND for common-mode filtering.
10	SRP	P/I	Charge current sense resistor, positive input. A 0.1-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from SRP to GND for common-mode filtering.
11	GND	Р	Power ground. Ground connection for high-current power converter node. On PCB layout, connect directly to source of low-side power MOSFET, to ground connection of input and output capacitors of the charger. Only connect to GND through the thermal pad underneath the IC.



## Pin Functions (continued)

F	PIN	TVDE	DESCRIPTION
NO.	BTST P PWM high-side driver positive supply. Connect the 0.1-µF bootstrap capacitor from PH to BTST.		
12	REGN	Р	close to the IC. Use to drive low-side driver and high-side driver bootstrap Schottky diode from REGN to
13	LODRV	0	·
14	PH	Р	
15	HIDRV	0	PWM high-side driver output. Connect to the gate of the high-side N-channel power MOSFET with a short trace.
16	BTST	Р	PWM high-side driver positive supply. Connect the 0.1-µF bootstrap capacitor from PH to BTST.
_	Thermal Pad	_	Exposed pad beneath the IC. The thermal pad must always be soldered to the board and have the vias on the thermal pad plane star-connecting to GND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate heat.

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)  $^{(1)(2)(3)}$ 

		MIN	MAX	UNIT
Voltage (with respect to GND)	VCC, STAT1, STAT2, SRP, SRN	-0.3	33	
	PH	-2	36	
	VFB	-0.3	16	.,
voltage (with respect to GND)	REGN, LODRV, TS, MPPSET, TERM_EN	-0.3	33 36	V
	BTST, HIDRV with respect to GND	-0.3		
	VREF	-0.3	3.6	
Maximum difference voltage	SRP-SRN	-0.5	0.5	V
Junction temperature, T <sub>J</sub>		-40	155	°C
Storage temperature, T <sub>stg</sub>		-55	155	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/	
V <sub>(ESD)</sub>	SD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Voltage range (with respect to GND)	VCC, STAT1, STAT2, SRP, SRN	-0.3	28	
	PH	-2	30	
	VFB	-0.3	14	V
	REGN, LODRV, TS, MPPSET, TERM_EN	-0.3	6.5	
	BTST, HIDRV with respect to GND	-0.3	34	
	VREF		3.3	

<sup>(2)</sup> All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

<sup>(3)</sup> Must have a series resistor between battery pack to VFB if battery pack voltage is expected to be greater than 16 V. Usually the resistor divider top resistor takes care of this.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **Recommended Operating Conditions (continued)**

		MIN	MAX	UNIT
Maximum difference voltage	SRP-SRN	-0.2	0.2	V
Junction temperature, T <sub>J</sub>		-40	125	ŝ

## 7.4 Thermal Information

		BQ24650	
	THERMAL METRIC <sup>(1)</sup>	RVA (VQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	43.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	81	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(3)</sup>	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter (4)	15.77	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $5 \text{ V} \le V_{\text{VCC}} \le 28 \text{ V}, -40^{\circ}\text{C} < T_{\text{J}} + 125^{\circ}\text{C}$ , typical values are at  $T_{\text{A}} = 25^{\circ}\text{C}$ , with respect to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING	CONDITIONS					
V <sub>VCC_OP</sub>	VCC input voltage operating range		5		28	V
QUIESCENT	CURRENTS				· '	
	Total battery discharge current (sum of currents into VCC, BTST, PH, SRP, SRN, VFB), VFB ≤ 2.1V	VCC < VBAT, VCC > V <sub>UVLO</sub> (SLEEP)			15	μΑ
I <sub>BAT</sub>	Battery discharge current (sum of	VCC > VBAT, VCC > V <sub>UVLO</sub> , CE = LOW		15 5 0.7 1 2 3 25 2.1 2.5% 0.5% 0.7%	μΑ	
	currents into BTST, PH, SRP, SRN, VFB), VFB ≤ 2.1V	VCC > VBAT, VCC > V <sub>VCCLOWV</sub> , CE = HIGH, Charge done			28  15  5  7  1  2  3  0.5%  0.7%  100  3%	μΑ
	Adapter supply current (sum of current into VCC pin)	VCC > VBAT, VCC > V <sub>UVLO</sub> , CE = LOW		0.7	1	mA
I <sub>AC</sub>		VCC > VBAT, VCC > V <sub>VCCLOWV</sub> , CE = HIGH, charge done		2	3	mA
		VCC > VBAT, VCC > V <sub>VCCLOWV</sub> , CE = HIGH, Charging, Qg_total = 10 nC [1]		25		mA
CHARGE VO	LTAGE REGULATION					
$V_{REG}$	Feedback regulation voltage			2.1		V
	Ohanna araka manadakina arawa	T <sub>J</sub> = 0°C to 85°C	-0.5%		0.5%	
	Charge voltage regulation accuracy	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-0.7%		0.7%	
I <sub>VFB</sub>	Leakage current into VFB pin	VFB = 2.1 V			100	nA
CURRENT RE	EGULATION – FAST CHARGE					
V <sub>IREG_CHG</sub>	SRP-SRN current sense voltage range	V <sub>IREG_CHG</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>		40		mV
	Charge current regulation accuracy	V <sub>IREG_CHG</sub> = 40 mV	-3%		3%	
CURRENT RE	EGULATION – PRE-CHARGE		•		,	
V <sub>PRECHG</sub>	Precharge current sense voltage range	V <sub>IREG_PRCHG</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>		4		mV

<sup>(2)</sup> The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a

<sup>(3)</sup> The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

<sup>(4)</sup> The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R<sub>θJA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).



# **Electrical Characteristics (continued)**

 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, -40 ^{\circ}\text{C} < \text{T}_{\text{J}} + 125 ^{\circ}\text{C}, \text{ typical values are at T}_{\text{A}} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Precharge current regulation accuracy	V <sub>IREG PRECH</sub> = 4 mV	-25%		25%	
CHARGE TERM					· ·	
V <sub>TERMCHG</sub>	Termination current sense voltage range	V <sub>ITERM</sub> = V <sub>SRP</sub> - V <sub>SRN</sub>		4		mV
	Termination current accuracy	V <sub>ITERM</sub> = 4 mV	-25%		25%	
	Deglitch time for termination (both edges)			100		ms
t <sub>QUAL</sub>	Termination qualification time	V <sub>BAT</sub> > V <sub>RECH</sub> and I <sub>CHG</sub> < I <sub>TERM</sub>		250		ms
I <sub>QUAL</sub>	Termination qualification current	Discharge current once termination is detected		2		mA
INPUT VOLTA	SE REGULATION					
V <sub>MPPSET</sub>	MPPSET regulation voltage			1.2		V
	Input voltage regulation accuracy		-0.6%		0.6%	
I <sub>MPPSET</sub>	Leakage current into MPPSET pin	$V_{MPPSET} = 7 \text{ V}, T_A = 0 - 85^{\circ}\text{C}$			1	μΑ
V <sub>MPPSET_CD</sub>	MPPSET shorted to disable charge				75	mV
V <sub>MPPSET_CE</sub>	MPPSET released to enable charge		175			mV
	VOLTAGE LOCKOUT COMPARATOR (U	VLO)	•			
V <sub>UVLO</sub>	AC undervoltage rising threshold	Measure on VCC	3.65	3.85	4	V
V <sub>UVLO_HYS</sub>	AC undervoltage hysteresis, falling			350		mV
VCC LOWV CO		1				
V <sub>VCC LOWV_fall</sub>	Falling threshold, disable charge	Measure on VCC		4.1		V
V <sub>VCC LOWV_rise</sub>	Rising threshold, resume charge			4.35		V
	ARATOR (REVERSE DISCHARGING PRO	TECTION)				
V <sub>SLEEP _FALL</sub>	SLEEP falling threshold	V <sub>VCC</sub> – V <sub>SRN</sub> to enter SLEEP	40	100	150	mV
V <sub>SLEEP_HYS</sub>	SLEEP hysteresis	VOC		500		mV
OLLET _TITO	SLEEP rising shutdown deglitch	VCC falling below SRN		100		ms
	SLEEP falling powerup deglitch	VCC rising above SRN, Delay to exit SLEEP mode		30		ms
BAT LOWV CO	MPARATOR					
$V_{LOWV}$	Precharge to fast charge transition (LOWV threshold)	Measure on VFB pin	1.54	1.55	1.56	V
V <sub>LOWV_HYS</sub>	LOWV hysteresis			100		mV
	LOWV rising deglitch	VFB falling below V <sub>LOWV</sub>		25		ms
	LOWV falling deglitch	VFB rising above V <sub>LOWV</sub> + V <sub>LOWV_HYS</sub>		25		ms
RECHARGE CO	OMPARATOR					
V <sub>RECHG</sub>	Recharge threshold (with respect to V <sub>REG</sub> )	Measure on VFB pin	35	50	65	mV
	Recharge rising deglitch	VFB decreasing below V <sub>RECHG</sub>		10		ms
	Recharge falling deglitch	VFB increasing above V <sub>RECHG</sub>		10		ms
BAT OVERVOL	TAGE COMPARATOR	-	•			
V <sub>OV_RISE</sub>	Overvoltage rising threshold	As percentage of V <sub>FB</sub>		104%		
V <sub>OV_FALL</sub>	Overvoltage falling threshold	As percentage of V <sub>FB</sub>		102%		
	OLTAGE COMPARATOR (ACOV)	<del>-</del>				
V <sub>ACOV</sub>	AC overvoltage rising threshold on VCC		31	32	33	V
V <sub>ACOV_HYS</sub>	AC overvoltage falling hysteresis			1		V
	AC overvoltage deglitch (both edges)	Delay to changing the STAT pins		1		ms
	AC overvoltage rising deglitch	Delay to disable charge		1		ms



# **Electrical Characteristics (continued)**

 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, -40 ^{\circ}\text{C} < \text{T}_{\text{J}} + 125 ^{\circ}\text{C}, \text{ typical values are at T}_{\text{A}} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	AC overvoltage falling deglitch	Delay to resume charge		20		ms
THERMAL SHU	JTDOWN COMPARATOR					
T <sub>SHUT</sub>	Thermal shutdown rising temperature	Temperature increasing		145		°C
T <sub>SHUT_HYS</sub>	Thermal shutdown hysteresis			15		°C
<del></del>	Thermal shutdown rising deglitch	Temperature increasing		100		μs
	Thermal shutdown falling deglitch	Temperature decreasing		10		ms
THERMISTOR	COMPARATOR					
V <sub>LTF</sub>	Cold temperature rising threshold		72.5%	73.5%	74.5%	
V <sub>LTF_HYS</sub>	Rising hysteresis		0.2%	0.4%	0.6%	
V <sub>HTF</sub>	Hot temperature rising threshold	As percentage to V <sub>VREF</sub>	46.7%	47.5%	48.3%	
V <sub>TCO</sub>	Cut-off temperature rising threshold		44.3%	45%	45.7%	
	Deglitch time for temperature out of range detection	$V_{TS} < V_{LTF}$ , or $V_{TS} < V_{TCO}$ , or $V_{TS} < V_{HTF}$		400		ms
	Deglitch time for temperature in valid range detection	$V_{TS} > V_{LTF} - V_{LTF\_HYS}$ or $V_{TS} > V_{TCO}$ , or $V_{TS} > V_{HTF}$		20		ms
CHARGE OVE	RCURRENT COMPARATOR (CYCLE-BY-	+	-			
V <sub>OC</sub>	Charge overcurrent rising threshold	Current rising, in synchronous mode measure (V <sub>SRP</sub> – V <sub>SRN</sub> )		80		mV
CHARGE UND	ERCURRENT COMPARATOR (CYCLE-BY	/-CYCLE)				
V <sub>ISYNSET</sub>	Charge undercurrent falling threshold	Switch from CCM to DCM, V <sub>SRP</sub> > 2.2V	1	5	9	mV
BATTERY-SHO	ORTED COMPARATOR (BATSHORT)					
V <sub>BATSHT</sub>	BAT short falling threshold, forced non-synchronous mode	V <sub>SRP</sub> falling		2		V
V <sub>BATSHT_HYS</sub>	BAT short rising hysteresis			200		mV
t <sub>BATSHT_DEG</sub>	Deglitch on both edges			1		μs
LOW CHARGE	CURRENT COMPARATOR					
V <sub>LC</sub>	Low charge current falling threshold	Measure V <sub>(SRP-SRN)</sub>		1.25		mV
V <sub>LC_HYS</sub>	Low charge current rising hysteresis			1.25		mV
t <sub>LC_DEG</sub>	Deglitch on both edges			1		μs
VREF REGULA	TOR		1		'	
V <sub>VREF_REG</sub>	VREF regulator voltage	V <sub>VCC</sub> > V <sub>UVLO</sub> , 0 – 35 mA load	3.267	3.3	3.333	V
I <sub>VREF_LIM</sub>	VREF current limit	V <sub>VREF</sub> = 0 V, V <sub>VCC</sub> > V <sub>UVLO</sub>	35			mA
REGN REGULA	ATOR		*		*	
V <sub>REGN_REG</sub>	REGN regulator voltage	V <sub>VCC</sub> > 10 V, MPPSET > 175 mV	5.7	6.0	6.3	V
I <sub>REGN_LIM</sub>	REGN current limit	V <sub>REGN</sub> = 0 V, V <sub>VCC</sub> > V <sub>UVLO</sub> , MPPSET < 75 mV	40			mA
BATTERY DET	ECTION					
t <sub>WAKE</sub>	Wake timer	Max time charge is enabled		500		ms
I <sub>WAKE</sub>	Wake current	$R_{SENSE} = 10 \text{ m}\Omega$	50	125	200	mA
t <sub>DISCHARGE</sub>	Discharge timer	Max time discharge current is applied		1		sec
IDISCHARGE	Discharge current			6		mA
I <sub>FAULT</sub>	Fault current after a timeout fault			2		mA
I <sub>QUAL</sub>	Termination qualification current			2		mA
t <sub>QUAL</sub>	Termination qualification time			250		ms
V <sub>WAKE</sub>	Wake threshold (with respect to V <sub>REG</sub> )	Voltage on VFB to detect battery absent during wake		50		mV
V <sub>DISCH</sub>	Discharge threshold	Voltage on VFB to detect battery absent during discharge		1.55		V



# **Electrical Characteristics (continued)**


 $5 \text{ V} \le \text{V}_{\text{VCC}} \le 28 \text{ V}, -40 ^{\circ}\text{C} < \text{T}_{\text{J}} + 125 ^{\circ}\text{C}, \text{ typical values are at T}_{\text{A}} = 25 ^{\circ}\text{C}, \text{ with respect to GND (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM HIGH-SIDE	E DRIVER (HIDRV)					
R <sub>DS_HI_ON</sub>	High-side driver (HSD) turnon resistance	VBTST – VPH = 5.5 V		3.3	6	Ω
R <sub>DS_HI_OFF</sub>	High-side driver turnoff resistance			1	1.4	Ω
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold Voltage	VBTST – VPH when low side refresh pulse is requested	4.0	4.2		V
PWM LOW-SIDE	DRIVER (LODRV)					
R <sub>DS_LO_ON</sub>	Low-side driver (LSD) turn-on resistance			4.1	7	Ω
R <sub>DS_LO_OFF</sub>	Low-side driver turn-off resistance			1	1.4	Ω
PWM DRIVERS	TIMING				·	
	Driver dead-time	Dead time when switching between LSD and HSD, No load at LSD and HSD		30		ns
PWM OSCILLAT	OR					
V <sub>RAMP_HEIGHT</sub>	PWM ramp height	As percentage of VCC		7%		
	PWM switching frequency		510	600	690	kHz
INTERNAL SOF	T START (8 STEPS TO REGULATION C	URRENT ICHG)			·	
	Soft-start steps			8		step
	Soft-start step time			1.6		ms
CHARGER SEC	TION POWER-UP SEQUENCING					
	Charge-enable delay after power-up	Delay from MPPSET > 175 mV to charger is allowed to turn on		1.5		s
LOGIC IO PIN C	HARACTERISTICS (STAT1, STAT2, TER	RM_EN)				
$V_{OUT\_LOW}$	STAT1, STAT2 output low saturation voltage	Sink current = 5 mA			0.5	V
I <sub>OUT_HI</sub>	Leakage current	V = 32 V			1.2	μΑ
$V_{IN\_LOW}$	TERM_EN input low threshold voltage				0.4	V
V <sub>IN_HI</sub>	TERM_EN input high threshold voltage		1.6			V
I <sub>IN BIAS</sub>	TERM_EN bias current	V <sub>TERM EN</sub> = 0.5 V			60	μA



# 7.6 Typical Characteristics

 $V_{CC}$  = 25 V, BQ24650 application circuit,  $T_A$  = 25°C unless otherwise noted




Submit Documentation Feedback

Copyright © 2010–2020, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

 $V_{CC}$  = 25 V, BQ24650 application circuit,  $T_A$  = 25°C unless otherwise noted






# 8 Detailed Description

# 8.1 Overview

The BQ24650 is a highly integrated solar input Li-ion or Li-polymer battery charge controller.

# 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

# 8.3.1 Battery Voltage Regulation

The BQ24650 uses a high accuracy voltage regulator for the charging voltage. The charge voltage is programmed through a resistor divider from the battery to ground, with the midpoint tied to the VFB pin. The voltage at the VFB pin is regulated to 2.1 V, giving Equation 1 for the regulation voltage:



$$V_{BAT} = 2.1 \text{ V} \times \left[1 + \frac{R2}{R1}\right]$$

where

- R2 is connected from VFB to the battery
- and R1 is connected from VFB to GND.

(1)

Li-lon, LiFePO4, and sealed lead acid are widely used battery chemistries. Most commercial Li-ion cells can now be charged to 4.2 V/cell. A LiFePO4 battery allows a much higher charge and discharge rate, but the energy density is lower. The typical cell voltage is 3.6 V. The charge profile of both Li-lon and LiFePO4 is preconditioning, constant current, and constant voltage. For maximum cycle life, the end-of-charge voltage threshold could be lowered to 4.1 V/cell.

Although the energy density is much lower than Li-based chemistry, lead acid is still popular due to its low manufacturing cost and high discharge rates. The typical voltage limit is from 2.3 V to 2.45 V. After the battery has been fully charged, a float charge is required to compensate for the self-discharge. The float charge limit is 100 mV to 200 mV below the constant voltage limit.




Figure 9. Typical Charging Profile

### 8.3.2 Input Voltage Regulation

A solar panel has a unique point on the V-I or V-P curve, called the Maximum Power Point (MPP), at which the entire photovoltaic (PV) system operates with maximum efficiency and produces its maximum output power. The constant voltage algorithm is the simplest Maximum Power Point Tracking (MPPT) method. The BQ24650 automatically reduces charge current so the maximum power point is maintained for maximum efficiency.

If the solar panel or other input source cannot provide the total power of the system and BQ24650 charger, the input voltage drops. When the voltage sensed on the MPPSET pin drops below 1.2 V, the charger maintains the input voltage by reducing the charge current. If the MPPSET pin voltage is forced below 1.2 V, the BQ24650 stays in the input voltage regulation loop while the output current is zero. The STAT1 pin is LOW and STAT2 pin is HIGH.



The voltage at the MPPSET pin is regulated to 1.2 V, giving Equation 2 for the regulation voltage:

$$V_{MPPSET} = 1.2 \text{ V} \times \left[1 + \frac{R3}{R4}\right]$$
 (2)

The MPPSET pin is also used as charge enable control. If the voltage on MPPSET is pulled down below 75 mV, charge is disabled. Charge resumes if the voltage on MPPSET goes back above 175 mV.

# 8.3.3 Battery Current Regulation

Battery current is sensed by resistor  $R_{SR}$  connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is fixed at 40 mV. Thus, for a 20-m $\Omega$  sense resistor, the charging current is 2 A. For charging current, refer to Equation 3:

$$I_{CHARGE} = \frac{40 \text{ mV}}{R_{SR}}$$
 (3)

### 8.3.4 Battery Precharge

On power-up, if the battery voltage is below the  $V_{LOWV}$  threshold, the BQ24650 applies the precharge current to the battery. This feature is intended to revive deeply discharged cells. If the  $V_{LOWV}$  threshold is not reached within 30 minutes of initiating precharge, the charger turns off and a FAULT is indicated on the status pins.

The precharge current is determined as 1/10 of the fast charge current according to Equation 4:

$$I_{PRECHARGE} = \frac{4 \text{ mV}}{R_{SR}}$$
(4)

### 8.3.5 Charge Termination and Recharge

The BQ24650 monitors the charging current during the voltage regulation phase. Termination is detected while the voltage on the VFB pin is higher than the VRECH threshold and the charge current is less than the  $I_{TERM}$  threshold (1/10 of fast charge current), as calculated in Equation 5:

$$I_{TERM} = \frac{4 \text{ mV}}{R_{SR}} \tag{5}$$

A new charge cycle is initiated when one of the following conditions occurs:

- The battery voltage falls below the recharge threshold
- A power-on-reset (POR) event occurs
- MPPSET falls below 75 mV to reset charge enable

The TERM\_EN pin may be taken LOW to disable termination. If TERM\_EN is pulled above 1.6 V, the BQ24650 allows termination.

#### 8.3.6 Power Up

The BQ24650 uses a SLEEP comparator to determine the source of power on the VCC pin, because VCC can be supplied either from a battery or an adapter. If the VCC voltage is greater than the SRN voltage, and all other conditions are met for charging, the BQ24650 then attempts to charge a battery (see Enable and Disable Charging). If SRN voltage is greater than VCC, indicating that a battery is the power source, the BQ24650 enters low quiescent current (< 15  $\mu$ A) SLEEP mode to minimize current drain from the battery.

If VCC is below the UVLO threshold, the device is disabled, and VREF LDO turns off.



# 8.3.7 Enable and Disable Charging

The following conditions have to be valid before charging is enabled:

- Charge is allowed (MPPSET > 175 mV)
- Device is not in undervoltage lockout (UVLO) mode and VCC is above the V<sub>CCI OWV</sub> threshold
- Device is not in SLEEP mode (that is, VCC > SRN)
- VCC voltage is lower than AC overvoltage threshold (VCC < VACOV)</li>
- 30-ms delay is complete after initial power-up
- REGN LDO and VREF LDO voltages are at correct levels
- Thermal Shut (TSHUT) is not valid
- TS fault is not detected

One of the following conditions stops on-going charging:

- Charge is disabled (MPPSET < 75 mV)
- Adapter is removed, causing the device to enter V<sub>CCLOWV</sub> or SLEEP mode
- Adapter voltage is less than 100 mV above battery
- Adapter is over voltage
- REGN or VREF LDO voltage is not valid
- TSHUT IC temperature threshold is reached
- TS voltage goes out of range indicating the battery temperature is too hot or too cold

### 8.3.8 Automatic Internal Soft-Start Charger Current

The charger automatically soft-starts the charger regulation current every time the charger goes into fast-charge to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into 8 evenly divided steps up to the programmed charge current. Each step lasts approximately 1.6 ms, for a typical rise time of 13 ms. No external components are needed for this function.

#### 8.3.9 Converter Operation

The synchronous buck PWM converter uses a fixed frequency voltage mode with feed-forward control scheme. A type III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter must be selected to give a resonant frequency of 12 kHz - 17 kHz for the BQ24650, where resonant frequency,  $f_o$ , is given by:

$$f_{\rm o} = \frac{1}{2\pi \sqrt{\mathsf{L}_{\rm o} \mathsf{C}_{\rm o}}} \tag{6}$$

An internal saw-tooth ramp is compared to the internal EAO error control signal to vary the duty-cycle of the converter. The ramp height is 7% of the input adapter voltage making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage and simplifies the loop compensation. The ramp is offset by 300 mV to allow zero percent duty-cycle when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the saw-tooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate drive logic allows achieving 99.98% duty-cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4.2 V for more than 3 cycles, then the high-side N-channel power MOSFET is turned off and the low-side N-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below 4.2 V, and the reset pulse is reissued.

The fixed-frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region.



# 8.3.10 Synchronous and Non-Synchronous Operation

The charger operates in synchronous mode when the SRP-SRN voltage is above 5 mV (0.5-A inductor current for a  $10\text{-m}\Omega$  sense resistor). During synchronous mode, the internal gate drive logic ensures there is break-before-make complimentary switching to prevent shoot-through currents. During the 30-ns dead time where both FETs are off, the body-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn on keeps power dissipation low, and allows safe charging at high currents. During synchronous mode the inductor current is always flowing and the converter operates in continuous conduction mode (CCM), creating a fixed two-pole system.

The charger operates in non-synchronous mode when the SRP-SRN voltage is below 5 mV (0.5-A inductor current for a  $10\text{-m}\Omega$  sense resistor). In addition, the charger is forced into non-synchronous mode when battery voltage is lower than 2 V or when the average SRP-SRN voltage is lower than 1.25 mV.

During non-synchronous operation, the body-diode of the low-side MOSFET can conduct the positive inductor current after the low-side N-channel power MOSFET turns off. When the load current decreases and the inductor current drops to zero, the body diode is naturally turned off and the inductor current becomes discontinuous. This mode is called Discontinuous Conduction Mode (DCM). During DCM, the low-side N-channel power MOSFET turns on when the bootstrap capacitor voltage drops below 4.2 V, then the low-side power MOSFET turns off and stays off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The low-side MOSFET on time is required to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular DC-DC converters, there is a battery load that maintains a voltage and can both source and sink current. The low-side pulse pulls the PH node (connection between high and low-side MOSFETs) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the refresh pulse, the low-side MOSFET is kept off to prevent negative inductor current from occurring.

At very low currents during non-synchronous operation, there may be a small amount of negative inductor current during the recharge pulse. The charge must be low enough to be absorbed by the input capacitance. Whenever the converter goes into zero percent duty-cycle, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (except for recharge pulse) either, and there is almost no discharge from the battery.

During DCM mode the loop response automatically changes and has a single pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at very low currents the loop response is slower, as there is less sinking current available to discharge the output voltage.

## 8.3.11 Cycle-by-Cycle Charge Undercurrent

In the BQ24650, if the SRP-SRN voltage decreases below 5 mV, the low-side FET is turned off for the remainder of the switching cycle to prevent negative inductor current. During DCM, the low-side FET only turns on when the bootstrap capacitor voltage drops below 4.2 V to provide refresh charge for the bootstrap capacitor. This is important to prevent negative inductor current from causing a boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors and lead to an overvoltage stress on the VCC node and potentially cause damage to the system.

# 8.3.12 Input Overvoltage Protection (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. Once the adapter voltage reaches the ACOV threshold, charge is disabled.

### 8.3.13 Input Undervoltage Lockout (UVLO)

The system must have a minimum VCC voltage to allow proper operation. This VCC voltage could come from either input adapter or battery, since a conduction path exists from the battery to VCC through the high-side NMOS body diode. When VCC is below the UVLO threshold, all circuits on the IC, including VREF LDO, are disabled.



### 8.3.14 Battery Overvoltage Protection

The converter does not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage. This allows one-cycle response to an over-voltage condition – such as occurs when the load is removed or the battery is disconnected. A current sink from SRP to GND is on to discharge the stored energy on the output capacitors.

### 8.3.15 Cycle-by-Cycle Charge Overcurrent Protection

The charger has a secondary cycle-to-cycle over-current protection. It monitors the charge current and prevents the current from exceeding 200% of the programmed charge current. The high-side gate drive turns off when overcurrent is detected and automatically resumes when the current falls below the overcurrent threshold.

## 8.3.16 Thermal Shutdown Protection

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As an added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 145°C. The charger stays off until the junction temperature falls below 130°C.

### 8.3.17 Temperature Qualification

The controller continuously monitors battery temperature by measuring the voltage between the TS pin and GND. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The controller compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the  $V_{LTF}$  to  $V_{HTF}$  thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{LTF}$  to  $V_{HTF}$  range. During the charge cycle the battery temperature must be within the  $V_{LTF}$  to  $V_{TCO}$  thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{LTF}$  to  $V_{HTF}$  range. The controller suspends charge by turning off the PWM charge FETs. Figure 10 summarizes the operation.





Figure 10. TS Pin, Thermistor Sense Thresholds

Assuming a 103AT NTC thermistor on the battery pack as shown in Figure 15, the values of RT1 and RT2 can be determined by using Equation 7 and Equation 8:

$$RT2 = \frac{V_{VREF} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{V_{LTF}} - \frac{1}{V_{TCO}}\right)}{RTH_{HOT} \times \left(\frac{V_{VREF}}{V_{TCO}} - 1\right) - RTH_{COLD} \times \left(\frac{V_{VREF}}{V_{LTF}} - 1\right)}$$
(7)







Copyright © 2016, Texas Instruments Incorporated

Figure 11. TS Resistor Network

# 8.3.18 Charge Enable

MPPSET is used to disable or enable the charge process. A voltage above 175 mV on this pin enables charge, provided all other conditions for charge are met (see Enable and Disable Charging). A voltage below 75 mV on this pin also resets all timers and fault conditions.

#### 8.3.19 Inductor, Capacitor, and Sense Resistor Selection Guidelines

The BQ24650 provides internal loop compensation. With this scheme, the best stability occurs when the LC resonant frequency,  $f_0$ , is approximately 12 kHz – 17 kHz for the BQ24650.

Table 1 provides a summary of typical LC components for various charge currents.

Table 1. Typical Inductor, Capacitor, and Sense Resistor Values as a Function of Charge Current

CHARGE CURRENT	0.5 A	1 A	2 A	4 A	8 A	10 A
Output inductor low	22 µH	15 µH	10 µH	6.8 µH	3.3 µH	3.3 µH
Output capacitor C <sub>O</sub>	7 μF	10 μF	15 µF	20 μF	40 µF	40 µF
Sense resistor	80 mΩ	40~mΩ	20 mΩ	10 m $\Omega$	5 m $\Omega$	4 m $\Omega$

### 8.3.20 Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as listed in Table 2. These status pins can be used to drive LEDs or communicate with the host processor.

#### **NOTE**

OFF indicates that the open-drain transistor is turned off.

Table 2. STAT Pin Definition for BQ24650

CHARGE STATE	STAT1	STAT2
Charge in progress	ON	OFF
Charge complete	OFF	ON
Charge suspend, overvoltage, sleep mode, battery absent	OFF	OFF



### 8.3.21 Battery Detection

For applications with removable battery packs, the BQ24650 provides a battery absent detection scheme to reliably detect insertion or removal of battery packs.




Figure 12. Battery Detection Flowchart

When the device has powered up, a 6-mA discharge current is applied to the SRN terminal. If the battery voltage falls below the LOWV threshold within 1 second, the discharge source is turned off, and the charger is turned on at low charge current (125 mA). If the battery voltage gets up above the recharge threshold within 500 ms, there is no battery present and the cycle restarts. If either the 500 ms or 1 second timer time out before the respective thresholds are hit, a battery is detected and a charge cycle is initiated.






Figure 13. Battery Detect Timing Diagram

Take care that the total output capacitance at the battery node is not so large that the discharge current source cannot pull the  $V_{FB}$  voltage below the LOWV threshold during the 1 second discharge time. The maximum output capacitance can be calculated according to Equation 9:

$$C_{MAX} = \frac{I_{DISCH} \times t_{DISCH}}{0.5 \times \left[1 + \frac{R_2}{R_1}\right]}$$

where

- C<sub>MAX</sub> is the maximum output capacitance,
- I<sub>DISCH</sub> is the discharge current,
- t<sub>DISCH</sub> is the discharge time,
- and R<sub>2</sub> and R<sub>1</sub> are the voltage feedback resistors from the battery to the VFB pin. (9)

The 0.5 factor is the difference between the RECHARGE and the LOWV thresholds at the VFB pin.

#### 8.3.21.1 Example

For a 3-cell Li+ charger, with  $R_2$  = 500 k $\Omega$ ,  $R_1$  = 100 k $\Omega$  (giving 12.6 V for voltage regulation),  $I_{DISCH}$  = 6 mA,  $t_{DISCH}$  = 1 second.

$$C_{MAX} = \frac{6 \text{ mA} \times 1 \text{ sec}}{0.5 \times \left[1 + \frac{500 \text{ k}\Omega}{100 \text{ k}\Omega}\right]} = 2000 \text{ µF}$$
(10)

Based on these calculations, no more than 2000  $\mu F$  must be allowed on the battery node for proper operation of the battery detection circuit.

Submit Documentation Feedback

Copyright © 2010–2020, Texas Instruments Incorporated



#### 8.4 Device Functional Modes

### 8.4.1 Converter Operation

The synchronous buck PWM converter uses a fixed-frequency voltage mode with a feed-forward control scheme. A type-III compensation network allows using ceramic capacitors at the output of the converter. The compensation input stage is connected internally between the feedback output (FBO) and the error amplifier input (EAI). The feedback compensation stage is connected between the error amplifier input (EAI) and error amplifier output (EAO). The LC output filter is selected to give a resonant frequency of 17 kHz to 25 kHz for the BQ24650, where the resonant frequency, f<sub>o</sub>, is given by Equation 11:

$$f_{o} = \frac{1}{2\pi\sqrt{L_{o}C_{o}}} \tag{11}$$

An internal sawtooth ramp is compared to the internal EAO error control signal to vary the duty-cycle of the converter. The ramp height is 7% of the input adapter voltage, making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 300 mV to allow zero-percent duty cycle when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the saw-tooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate-drive logic allows achieving 99.5% duty cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4.2 V for more than 3 cycles, then the high-side N-channel power MOSFET is turned off and the low-side N-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the (BTST-PH) voltage is detected to fall low again due to leakage current discharging the BTST capacitor below 4.2 V, and the reset pulse is reissued.

The fixed-frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region.

## 8.4.2 Synchronous and Non-Synchronous Operation

The charger operates in synchronous mode when the SRP-SRN voltage is above 5 mV (0.5-A inductor current for a  $10\text{-m}\Omega$  sense resistor). During synchronous mode, the internal gate-drive logic ensures there is break-before-make complementary switching to prevent shoot-through currents. During the 30-ns dead time where both FETs are off, the body-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn on keeps the power dissipation low, and allows safely charging at high currents. During synchronous mode, the inductor current is always flowing and the converter operates in continuous-conduction mode (CCM), creating a fixed two-pole system.

The charger operates in non-synchronous mode when the SRP-SRN voltage is below 5 mV (0.5-A inductor current for a 10-m $\Omega$  sense resistor). The charger is forced into non-synchronous mode when battery voltage is lower than 2 V or when the average SRP-SRN voltage is lower than 1.25 mV.

During non-synchronous operation, the body diode of the low-side MOSFET can conduct the positive inductor current after the high-side N-channel power MOSFET turns off. When the load current decreases and the inductor current drops to zero, the body diode is naturally turned off and the inductor current becomes discontinuous. This mode is called discontinuous-conduction mode (DCM). During DCM, the low-side N-channel power MOSFET turns on for around 80 ns when the bootstrap capacitor voltage drops below 4.2 V; then the low-side power MOSFET turns off and stays off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The 80-ns low-side MOSFET ON-time is required to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular DC-DC converters, there is a battery load that maintains a voltage and can both source and sink current. The 80-ns low-side pulse pulls the PH node (connection between high and low-side MOSFETs) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from occurring.

At very low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 80-ns recharge pulse. The charge must be low enough to be absorbed by the input capacitance. Whenever the converter goes into zero-percent duty cycle, the high-side MOSFET does not turn on, and the low-side MOSFET does not turn on (only 80-ns recharge pulse) either, and there is almost no discharge from the battery.



# **Device Functional Modes (continued)**

During the DCM mode, the loop response automatically changes and has a single-pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at very low currents the loop response is slower, as there is less sinking current available to discharge the output voltage.




Figure 14. Operational Flowchart for BQ24650

Submit Documentation Feedback



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The evaluation module (BQ24650EVM-639) is a complete charger module for evaluating a stand-alone multi-cell Li-ion solar power charger using the BQ24650 device.

# 9.2 Typical Application



Solar Panel 21 V, MPPT = 18 V, 2-cell,  $I_{CHARGE} = 2$  A,  $I_{PRECHARGE} = I_{TERM} = 0.2$  A, TS = 0 - 45°C

Figure 15. Typical System Schematic

### 9.2.1 Design Requirements

This design requires a 21-V solar panel charger for 2\_cell and 2A Li-ion battery charger.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

The BQ24650 has a 600-kHz switching frequency to allow the use of small inductor and capacitor values. Inductor saturation current must be higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE} \tag{12}$$

Inductor ripple current depends on input voltage  $(V_{IN})$ , duty cycle  $(D = V_{OUT}/V_{IN})$ , switching frequency (fs), and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{\text{fs} \times L}$$
(13)

Submit Documentation Feedback



# **Typical Application (continued)**

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Usually inductor ripple is designed in the range of 20% to 40% of the maximum charging current as a trade-off between inductor size and efficiency for a practical design.

## 9.2.2.2 Input Capacitor

The input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst-case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{CIN}$  occurs where the duty cycle is closest to 50% and can be estimated by Equation 14:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(14)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and must be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A 25-V rating or higher capacitor is preferred for a 20-V input voltage. A  $20-\mu F$  capacitance is suggested for a typical 3-A to 4-A charging current.

## 9.2.2.3 Output Capacitor

The output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I<sub>COUT</sub> is given as:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(15)

The output capacitor voltage ripple can be calculated in Equation 16:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(16)

At certain input/output voltages and switching frequencies, the voltage ripple can be reduced by increasing the output filter inductor and capacitor values.

The BQ24650 has an internal loop compensator. To achieve good loop stability, the resonant frequency of the output inductor and output capacitor must be designed between 12 kHz and 17 kHz. The preferred ceramic capacitor has a 35 V or higher rating, X7R or X5R.

Ceramic capacitors show a de-bias effect. This effect reduces the effective capacitance when a DC-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high voltages and small capacitor packages. See the manufacturer's datasheet about performance with a DC bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value to achieve the required value at the operating point.

#### 9.2.2.4 Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6 V of gate drive voltage. 30 V or higher voltage rating MOSFETs are preferred for 20-V input voltage, and 40 V or higher rating MOSFETs are preferred for 20-V to 28-V input voltage.

Figure-of-merit (FOM) is usually used for selecting a proper MOSFET based on a tradeoff between conduction loss and switching loss. For a top-side MOSFET, FOM is defined as the product of the MOSFET's on-resistance,  $R_{DS(on)}$ , and the gate-to-drain charge,  $Q_{GD}$ . For a bottom-side MOSFET, FOM is defined as the product of the MOSFET's on-resistance,  $R_{DS(on)}$ , and the total gate charge,  $Q_{G}$ .

$$FOM_{top} = R_{DS(on)} \times Q_{GD}; FOM_{bottom} = R_{DS(ON)} \times Q_{G}$$
(17)

The lower the FOM value, the lower the total power loss. Usually a lower R<sub>DS(on)</sub> has a higher cost with the same package size.



# **Typical Application (continued)**

Top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle (D =  $V_{OUT}/V_{IN}$ ), charging current ( $I_{CHG}$ ), the MOSFET's on-resistance  $R_{DS(on)}$ , input voltage ( $V_{IN}$ ), switching frequency (F), turnon time ( $t_{on}$ ) and turnoff time ( $t_{off}$ ):

$$P_{top} = D \times I_{CHG}^{2} \times R_{DS(ON)} + \frac{1}{2} \times V_{IN} \times I_{CHG} \times (t_{on} + t_{off}) \times F$$
(18)

The first item represents the conduction loss. Usually MOSFET  $R_{DS(ON)}$  increases by 50% with 100°C junction temperature rise. The second term represents switching loss. The MOSFET turnon and turnoff times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}; t_{off} = \frac{Q_{SW}}{I_{off}}$$

#### where

- Q<sub>SW</sub> is the switching charge,
- Ion is the turnon gate driving current,
- and I<sub>off</sub> is the turnoff gate driving current. (19)

If the switching charge is not given in the MOSFET datasheet, it can be estimated by gate-to-drain charge ( $Q_{GD}$ ) and gate-to-source charge ( $Q_{GS}$ ):

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS} \tag{20}$$

The gate driving current total can be estimated by the REGN voltage ( $V_{REGN}$ ), MOSFET plateau voltage ( $V_{PLT}$ ), total turnon gate resistance ( $R_{on}$ ), and turnoff gate resistance ( $R_{off}$ ) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}; I_{off} = \frac{V_{plt}}{R_{off}}$$
(21)

The conduction loss of the bottom-side MOSFET is calculated in Equation 22 when it operates in synchronous continuous conduction mode:

$$P_{\text{bottom}} = (1 - D) \times I_{\text{CHG}}^2 \times R_{\text{DS(ON)}}$$
(22)

If the SRP-SRN voltage decreases below 5 mV (the charger is also forced into non-synchronous mode when the average SRP-SRN voltage is lower than 1.25 mV), the low-side FET is turned off for the remainder of the switching cycle to prevent negative inductor current.

As a result, all of the freewheeling current goes through the body diode of the bottom-side MOSFET. The maximum charging current in non-synchronous mode can be up to 0.9 A (0.5 A typical) for a 10-m $\Omega$  charging current sensing resistor, considering the IC tolerance. Choose a bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum non-synchronous mode charging current.

MOSFET gate driver power loss contributes to dominant losses on the controller IC, when the buck converter is switching. Choosing a MOSFET with a small  $Q_{q total}$  reduces power loss to avoid thermal shutdown.

$$P_{ICLOSS\_Driver} = V_{IN} \times Q_{g\_total} \times f_s$$

where

• 
$$Q_{g\_total}$$
 is the total gate charge for both the upper and lower MOSFETs at 6V  $V_{REGN}$ . (23)

#### 9.2.2.5 Input Filter Design

During adapter hot plug-in, the parasitic inductance and the input capacitor from the adapter cable form a second order system. The voltage spike at the VCC pin may be beyond the IC maximum voltage rating and damage the IC. The input filter must be carefully designed and tested to prevent an overvoltage event on the VCC pin.

There are several methods to damping or limiting the over-voltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the over-voltage level to an IC safe level. However, these two solutions may not be lowest cost or smallest size.



# **Typical Application (continued)**

A cost-effective and small size solution is shown in Figure 16. R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result, the overvoltage spike is limited to a safe level. D1 is used for reverse voltage protection for the VCC pin. C2 is the VCC pin decoupling capacitor and it must be placed as close as possible to the VCC pin. R2 and C2 form a damping RC network to further protect the IC from high dv/dt and high voltage spike. The C2 value must be less than the C1 value so R1 can dominant the equivalent ESR value to get enough damping effect for hot plug-in. R1 and R2 must be sized enough to handle in-rush current power loss according to the resistor manufacturer's datasheet. The filter component values always need to be verified with a real application. Table 3 lists the components for the typical application.




Figure 16. Input Filter

Table 3. Component List for the Typical System Circuit in Figure 15

Tuble 6. Component List for the Typical Cystem Ground in Figure 10									
PART DESIGNATOR	QTY	DESCRIPTION							
Q1, Q2	2	N-channel MOSFET, 40-V, 10-A, PowerPAK SO-8, Vishay-Siliconix, Si7288							
D2	1	Diode, Dual Schottky, 30-V, 200-mA, SOT-23, Fairchild, BAT54C							
D3, D4	2	LED Diode, Green, 2.1-V, 20-mA, LTST-C190GKT							
RSR	1	Sense Resistor, 20-mΩ, Vishay-Dale, WSL1206R0200DEA							
L1	1	Inductor, 10-µH, 7-A, Vishay-Dale IHLP-2525CZ							
C6, C8	2	Capacitor, Ceramic, 10-μF, 35-V, 20%, X7R, 1210, Panasonic							
C9	1	Capacitor, Ceramic, 4.7-µF, 35-V, 20%, X7R, 1210, Panasonic							
C2, C3, C4	3	Capacitor, Ceramic, 1-μF, 35-V, 10%, X7R, 0805, Kemet							
C5, C7	2	Capacitor, Ceramic, 0.1-µF, 35-V, 10%, X7R, 0805, Kemet							
C1	1	Capacitor, Ceramic, 2.2-µF, 35-V, 10%, X7R, 1210, Kemet							
C10	1	Capacitor, Ceramic, 22-pF, 35-V, 10%, X7R, 0603 Kemet							
R1	1	Resistor, Chip, 100-kΩ, 1/16-W, 0.5%, 0402							
R2, R3	2	Resistor, Chip, 499-kΩ, 1/16-W, 0.5%, 0402							
R4	1	Resistor, Chip, 36-kΩ, 1/16-W, 0.5%, 0402							
R9	1	Resistor, Chip, 5.23-kΩ, 1/16-W, 1%, 0402							
R10	1	Resistor, Chip, 30.1-kΩ, 1/16-W, 1%, 0402							
R7, R8	2	Resistor, Chip, 10-kΩ, 1/16-W, 5%, 0402							
R6	1	Resistor, Chip, 10-Ω, 1/4-W, 5%, 1206							
R5	1	Resistor, Chip, 2-Ω, 1-W, 5%, 2012							
D1	1	Diode, Schottky Rectifier, 40-V, 10-A, PDS1040							
Q3	1	N-Channel MOSFET, 60-V, 115-mA, SOT-23, 2N7002DICT							

# 9.2.2.6 MPPT Temperature Compensation

A typical solar panel comprises of a lot of cells in a series connection, and each cell is a forward-biased p-n junction. So, the open-circuit voltage ( $V_{OC}$ ) of a solar cell has a temperature coefficient that is similar to a common p-n diode, or about -2 mV/°C. A crystalline solar panel specification always provides both open-circuit voltage  $V_{OC}$  and peak power point voltage  $V_{MP}$ . The difference between  $V_{OC}$  and  $V_{MP}$  can be approximated as fixed and temperature-independent, so the temperature coefficient for the peak power point is similar to that of  $V_{OC}$ . Normally, panel manufacturers specify the 25°C values for  $V_{OC}$  and  $V_{MP}$ , and the temperature coefficient for  $V_{OC}$ , as shown in Figure 17.







Figure 17. Solar Panel Output Voltage Temperature Characteristics

The BQ24650 employs a feedback network to the MPPSET pin to program the input regulation voltage. Because the temperature characteristic for a typical solar panel  $V_{MP}$  voltage is almost linear, a simple solution for tracking this characteristic can be implemented by using an LM234 3-terminal current source, which can create an easily programmable, linear temperature dependent current to compensate the negative temperature coefficient of the solar panel output voltage.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Feedback Network

In the circuit shown in Figure 18, for the LM234 temperature sensor,

$$I_{SET} = \frac{227 \,\mu\text{V/}^{\circ}\text{K}}{R_{SET}} \times \text{Temp}$$
 (24)

Thus,

$$I_{SET}(25^{\circ}C) = \frac{0.0677V}{R_{SET}}$$
 (25)

The current node equation is Equation 26:

$$I_2 = \frac{V_{REG}}{R_4} = I_1 + I_{SET} = \frac{V_{IN} - V_{REG}}{R_3} + I_{SET}$$
 (26)

To have a zero temperature coefficient on V<sub>REG</sub>,

Submit Documentation Feedback



$$\frac{dI_{2}}{dT} = \frac{d(V_{IN} - V_{REG})}{dT} \times \frac{1}{R_{3}} + \frac{dI_{SET}}{dT} = 0$$
(27)

$$R_{3} = \left(\frac{-dV_{IN}/dT}{dI_{SET}/dT}\right) = R_{SET} \times \frac{2mV \times number of solar cells in series}{227\mu V}$$
(28)

$$R_{4} = \frac{V_{REG} \times R_{3}}{(V_{IN} + R_{3} \times I_{SET}) - V_{REG}} = \frac{V_{MPPSET} \times R_{3}}{\left(V_{MP}(25^{\circ}C) + R_{3} \times \frac{0.0677V}{R_{SET}}\right) - V_{MPPSET}}$$
(29)

For example, given a common 18-cell solar panel that has the following specified characteristics:

Open-circuit voltage (V<sub>OC</sub>) = 10.3 V

Maximum power voltage  $(V_{MP}) = 9V$ 

Open-circuit voltage temperature coefficient ( $V_{OC}$ ) = -38 mV/°C


Applying the following parameters into the equations of R<sub>3</sub> and R<sub>4</sub>:

- 1. Temperature coefficient for  $V_{MP}$  (same as that of  $V_{OC}$ ) of  $-38 \text{ mV/}^{\circ}\text{C}$
- 2. Peak power voltage of 9 V
- 3. MPPSET regulation voltage of 1.2 V

And choosing  $R_{SET}$  = 1000  $\Omega$ .

The resistor values are R<sub>SET</sub> = 1 k $\Omega$ , R<sub>3</sub> = 167.4 k $\Omega$ , and R<sub>4</sub>=10.6 k $\Omega$ . Selecting standard 1% accuracy resistors and R<sub>SET</sub> = 1 k $\Omega$ , R<sub>3</sub> = 169 k $\Omega$ , and R<sub>4</sub>=10.7 k $\Omega$ .


# 9.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2010–2020, Texas Instruments Incorporated





# 10 Power Supply Recommendations

The BQ24650 requires a voltage source between 5 V and 28 V connected to VCC. and VCC can be supplied either from the battery or the adapter. If the VCC voltage is greater than the SRN voltage, BQ24650 exits the SLEEP mode. If the SRN voltage is greater than VCC, BQ24650 enters a low-quiescent current (< 15  $\mu$ A) SLEEP mode to minimize current drain from the battery.

# 11 Layout

# 11.1 Layout Guidelines

The switching node rise and fall times must be minimized for minimum switching loss. Proper layout of the components to minimize the high frequency current path loop (see Figure 24) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. The following is a PCB layout priority list for proper layout. Layout of the PCB according to this specific order is essential.

- 1. Place input capacitor as close as possible to the switching MOSFET supply and ground connections and use the shortest copper trace connection. These parts must be placed on the same layer of the PCB instead of on different layers and using vias to make this connection.
- 2. The IC should be placed close to the switching MOSFET gate terminals, and the gate drive signal traces kept short for a clean MOSFET drive. The IC can be placed on the other side of the PCB of the switching MOSFETs.
- 3. Place the inductor input terminal as close as possible to the switching MOSFET output terminal. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. The charging current sensing resistor must be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in the same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 25 for Kelvin connection for best current accuracy). Place decoupling capacitor on these traces next to the IC.
- 5. Place output capacitor next to the sensing resistor output and ground.
- 6. Output capacitor ground connections need to be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 7. Route analog ground separately from power ground and use a single ground connection to tie charger power ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling. Connect analog ground to the GND pin. Use the thermal pad as a single ground connection point to connect analog ground and power ground together, or use a  $0-\Omega$  resistor to tie analog ground to power ground (thermal pad should tie to analog ground in this case). A star-connection under the thermal pad is highly recommended.

Copyright © 2010–2020, Texas Instruments Incorporated



# **Layout Guidelines (continued)**

- 8. It is critical that the exposed thermal pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 9. Decoupling capacitors must be placed next to the IC pins and make trace connection as short as possible.
- 10. The number and physical size of the vias must be enough for a given current path.




Figure 24. High Frequency Current Path

# 11.2 Layout Example




Figure 25. Sensing Resistor PCB Layout



# 12 Device and Documentation Support

## 12.1 Device Support

### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

# 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 Support Resources

TI E2E<sup>TM</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24650RVAR	ACTIVE	VQFN	RVA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PAS	Samples
BQ24650RVAT	ACTIVE	VQFN	RVA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PAS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Oct-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24650RVAR	VQFN	RVA	16	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
BQ24650RVAT	VQFN	RVA	16	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Oct-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24650RVAR	VQFN	RVA	16	3000	367.0	367.0	35.0
BQ24650RVAT	VQFN	RVA	16	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RVA (S-PVQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4209715/B 05/11

NOTE: All linear dimensions are in millimeters



# RVA (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated