

# TPA3138D2 10W、3.5V 至 14.4V、无电感器、立体声 D 类扬声器放大器

## 1 特性

- 宽电源电压范围 3.5V 至 14.4V
  - 6Ω、1% THD+N、12V 电源条件下，功率为 2 × 10W
  - 4Ω、10% THD+N、12V 电源条件下，功率为 1 × 18.5W
  - 1W、1kHz 输入、6Ω 条件下，THD+N 为 0.04%
- 电池寿命更长，适用于便携式应用：
  - 1SPW 模式下，空闲电流为 20mA (12V)
  - >90% D 类效率
- 降低了解决方案尺寸和成本：
  - 无电感器运行
  - 不使用电感器时，符合 EN55013 和 EN55022 EMC 标准
  - 无需外部散热器
- 灵活的音频解决方案：
  - 单端或差动模拟输入
  - 可选增益：20dB 和 26dB
  - 启动时无喀哒声
- 综合保护和自动恢复：
  - 引脚对引脚、引脚对地、引脚对电源短路保护
  - 热保护、欠压保护和过压保护
  - 功率限制器和直流扬声器保护
- 与 TPA3110D2、TPA3136D2 和 TPA3136AD2 引脚对引脚兼容

## 2 应用

- 电视和监控器
- Bluetooth® 扬声器和无线扬声器
- 智能设备中的音频放大器
- 物联网中的音频扬声器
- 消费类音频设备

## 3 说明

TPA3138D2 是一款每通道功率为 10W 的高效率、低空闲电流 D 类立体声音频放大器。它可驱动负载低至 3.2Ω 的立体声扬声器。在 1SPW 模式下，它仅消耗 21mA (12V) 的低空闲电流，且可在低至 3.5V 条件下运行，从而可实现更长的音频播放时间并改善蓝牙扬声器、电池供电设备和其他功率敏感性应用中的热性能范围内实现精确性能。

利用扩频控制实现先进的 EMI 抑制功能，允许在满足 EMC 降低系统成本要求的同时，使用价格低廉的铁氧体磁珠滤波器。

为了进一步简化设计，TPA3138D2 集成了重要的保护特性，包括欠压、过压、功率限制、短路、过热以及直流扬声器保护。所有这些保护都可以自动恢复。


客户可以利用现有设计中的每个 TPA3138D2 特性，因为它与 TI 的 TPA3110D2、TPA3136D2 和 TPA3136AD2 完全引脚对引脚兼容。

### 器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸（标称值）
TPA3138D2	HTSSOP (28)	9.70mm × 4.40mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

简化原理图



采用铁氧体磁珠的 TPA3138 布局



## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	9.3	Feature Description	13
<b>2</b>	<b>应用</b>	<b>1</b>	9.4	Device Functional Modes	16
<b>3</b>	<b>说明</b>	<b>1</b>	<b>10</b>	<b>Application and Implementation</b>	<b>18</b>
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	10.1	Application Information	18
<b>5</b>	<b>Device Comparison Table</b>	<b>3</b>	10.2	Typical Applications	18
<b>6</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>11</b>	<b>Power Supply Recommendations</b>	<b>25</b>
<b>7</b>	<b>Specifications</b>	<b>5</b>	11.1	Power Supply Decoupling, C <sub>S</sub>	25
7.1	Absolute Maximum Ratings	5	<b>12</b>	<b>Layout</b>	<b>26</b>
7.2	ESD Ratings	5	12.1	Layout Guidelines	26
7.3	Recommended Operating Conditions	6	12.2	Layout Example	27
7.4	Thermal Information	6	<b>13</b>	<b>器件和文档支持</b>	<b>28</b>
7.5	Electrical Characteristics	7	13.1	器件支持	28
7.6	Switching Characteristics	7	13.2	文档支持	28
7.7	Typical Characteristics	8	13.3	接收文档更新通知	28
<b>8</b>	<b>Parameter Measurement Information</b>	<b>10</b>	13.4	社区资源	28
<b>9</b>	<b>Detailed Description</b>	<b>11</b>	13.5	商标	28
9.1	Overview	11	13.6	静电放电警告	28
9.2	Functional Block Diagram	12	13.7	术语表	28
			<b>14</b>	<b>机械、封装和可订购信息</b>	<b>28</b>

## 4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2018) to Revision A	Page
• 更改了器件状态：将“预告信息”更改成了“生产数据”	1

## 5 Device Comparison Table

Product	Supply Voltage	Modulation Scheme	Package	Rdson	Gain	Inductor Free
<a href="#">TPA3138D2</a>	3.5-V to 14.4-V	BD, 1SPW	HTSSOP-28	180-mΩ	20-dB, 26-dB	YES
<a href="#">TPA3110D2</a>	8-V to 26-V	BD	HTSSOP-28	240-mΩ	20-dB, 26-dB, 32-dB, 36-dB	NO
<a href="#">TPA3136D2</a>	4.5-V to 14.4-V	BD	HTSSOP-28	240-mΩ	26-dB	YES
<a href="#">TPA3136AD2</a>	8-V to 14.4-V	BD	HTSSOP-28	240-mΩ	26-dB	YES

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O/P <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
NC	1	–	No Connect Pin. Can be shorted to PVCC or shorted to GND or left open.
$\overline{\text{SD/FAULT}}$	2	IO	TTL logic levels with compliance to AVCC. Shutdown logic input for audio amp (LOW , outputs Hi-Z; HIGH , outputs enabled). General fault reporting including Over-Temp, Over-Current, DC Detect. $\overline{\text{SD/FAULT}}$ = High, normal operation, $\overline{\text{SD/FAULT}}$ = Low, fault condition Device will auto-recover once the OT/OC/DC Fault has been removed.
LINP	3	I	Positive audio input for left channel. Biased at 2.5 V. Connect to GND for PBTL mode.
LINN	4	I	Negative audio input for left channel. Biased at 2.5 V. Connect to GND for PBTL mode.
GAIN_SEL	5	I	Gain select least significant bit. TTL logic levels with compliance to AVDD. Low = 20 dB Gain, High = 26 dB Gain, Floating = 26 dB Gain.

(1) I = Input, O = Output, IO = Input and Output, P = Power

**TPA3138D2**

ZHCSHR9A – MARCH 2018 – REVISED JUNE 2018

[www.ti.com.cn](http://www.ti.com.cn)
**Pin Functions (continued)**

PIN		I/O/P <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
MODE_SEL	6	I	Mode select least significant bit. TTL logic levels with compliance to AVDD. Low = BD Mode/UV Threshold = 7.5 V, High = Low-Idle-Current 1SPW Mode/UV Threshold = 3.4V, Floating = Low-Idle-Current 1SPW Mode/UV threshold = 3.4V
AVCC	7	P	Analog supply.
GND	8	–	Analog signal ground.
GVDD	9	O	FET gate drive supply. Nominal voltage is 5 V.
PLIMIT	10	I	Power limiter level control. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.
RINN	11	I	Negative audio input for right channel. Biased at 2.5 V.
RINP	12	I	Positive audio input for right channel. Biased at 2.5 V.
NC	13	–	No Connect Pin. Can be shorted to PVCC or shorted to GND or left open.
AGND	14	–	Analog signal ground. Connect to the thermal pad.
PVCCR	15, 16	P	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connected internally.
BSPR	17	P	Bootstrap supply (BST) for right channel, positive high-side FET.
OUTPR	18	O	Class-D H-bridge positive output for right channel.
GND	19	–	Power ground for the H-bridges.
OUTNR	20	O	Class-D H-bridge negative output for right channel.
BSNR	21	P	Bootstrap supply (BST) for right channel, negative high-side FET.
BSNL	22	P	Bootstrap supply (BST) for left channel, negative high-side FET.
OUTNL	23	O	Class-D H-bridge negative output for left channel.
GND	24	–	Power ground for the H-bridges.
OUTPL	25	O	Class-D H-bridge positive output for left channel.
BSPL	26	P	Bootstrap supply (BST) for left channel, positive high-side FET.
PVCCL	27, 28	P	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connected internally.
Thermal Pad		–	Connect to GND for best thermal and electrical performance

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	AVCC to GND, PVCC to GND	–0.3	20	V
Input current	To any pin except supply pins		10	mA
Interface pin voltage	$\overline{\text{SD/FAULT}}$ to GND <sup>(2)</sup> , GAIN_SEL, MODE_SEL	–0.3	AVCC + 0.3	V
			10	V/ms
	PLIMIT	–0.3	GVDD + 0.3	V
	RINN, RINP, LINN, LINP	–0.3	5.5	V
Minimum load resistance, $R_L$	BTL, (10 V < PVCC < 14.4 V)	4.8		$\Omega$
	BTL, (3.5 V < PVCC < 10 V)	3.2		
	PBTL, (10 V < PVCC < 14.4 V)	2.4		
	PBTL, (3.5 V < PVCC < 10 V)	1.6		
Continuous total power dissipation		See the Thermal Information Table		
Operating Junction Temperature range		–25	150	°C
Storage temperature range, $T_{\text{stg}}$		–40	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The voltage slew rate of these pins must be restricted to no more than 10 V/ms. For higher slew rates, use a 100 k $\Omega$  resistor in series with the pins.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{\text{(ESD)}}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

**TPA3138D2**

ZHCSHR9A – MARCH 2018 – REVISED JUNE 2018

[www.ti.com.cn](http://www.ti.com.cn)

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	PVCC, AVCC	3.5	14.4	V
V <sub>IH</sub>	High-level input voltage	$\overline{\text{SD/FAULT}}$ <sup>(1)</sup> , GAIN_SEL, MODE_SEL	2	AVCC	V
V <sub>IL</sub>	Low-level input voltage	$\overline{\text{SD/FAULT}}$ , GAIN_SEL, MODE_SEL <sup>(2)</sup>		0.8	V
V <sub>OL</sub>	Low-level output voltage	$\overline{\text{SD/FAULT}}$ , R <sub>PULL-UP</sub> = 100 kΩ, PVCC = 14.4 V		0.8	V
I <sub>IH</sub>	High-level input current	$\overline{\text{SD/FAULT}}$ , GAIN_SEL, MODE_SEL, V <sub>I</sub> = 2 V, AVCC = 12 V		50	μA
I <sub>IL</sub>	Low-level input current	$\overline{\text{SD/FAULT}}$ , GAIN_SEL, MODE_SEL, V <sub>I</sub> = 0.8 V, AVCC = 12 V		5	μA
T <sub>A</sub>	Operating free-air temperature <sup>(3)</sup>		–10	85	°C
T <sub>J</sub>	Operating junction temperature <sup>(3)</sup>		–10	150	°C

 (1) Set  $\overline{\text{SD/FAULT}}$  to high level, make sure the pull-up resistor is larger than 4.7 kΩ and smaller than 500 kΩ

(2) Set GAIN\_SEL and MODE\_SEL to low level, make sure pull down resistor &lt; 10 kΩ

(3) The TPA3138D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPA3138D2	UNIT
		PWP (HTSSOP)	
		28 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	30.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	33.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	17.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.9	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.9	°C/W

 (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

## 7.5 Electrical Characteristics

$T_A = 25^\circ\text{C}$ ,  $AV_{CC} = PV_{CC} = 12\text{ V}$ ,  $R_L = 6\ \Omega$ . Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AC CHARACTERISTICS</b>						
PSRR	Power supply ripple rejection	200-mV <sub>PP</sub> ripple at 1 kHz, Gain = 26 dB, Inputs ac-coupled to GND		-70		dB
P <sub>O</sub>	Continuous output power, BTL	THD+N = 1%, f = 1 kHz, PV <sub>CC</sub> = 12 V, R <sub>L</sub> = 6 $\Omega$		10		W
P <sub>O</sub>	Continuous output power, BTL	THD+N = 10%, f = 1 kHz, PV <sub>CC</sub> = 12 V, R <sub>L</sub> = 6 $\Omega$		12		W
P <sub>O</sub>	Continuous output power, BTL	THD+N = 1%, f = 1 kHz, PV <sub>CC</sub> = 12 V, R <sub>L</sub> = 8 $\Omega$		8		W
P <sub>O</sub>	Continuous output power, BTL	THD+N = 10%, f = 1 kHz, PV <sub>CC</sub> = 12 V, R <sub>L</sub> = 8 $\Omega$		9.9		W
P <sub>O</sub>	Continuous output power, PBTL (mono)	THD+N = 10%, f = 1 kHz, PV <sub>CC</sub> = 12 V, R <sub>L</sub> = 4 $\Omega$		18.5		W
I <sub>O</sub>	Maximum output current	f = 1 kHz, R <sub>L</sub> = 3 $\Omega$		3.5		A
THD+N	Total harmonic distortion + noise	f = 1 kHz, P <sub>O</sub> = 5 W (half-power)		0.04		%
V <sub>n</sub>	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 26 dB		85		$\mu\text{V}$
				-81		dBV
		20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB		72		$\mu\text{V}$
				-82.6		dBV
	Crosstalk	V <sub>O</sub> = 1 V <sub>rms</sub> , Gain = 26 dB, f = 1 kHz		-95		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 26 dB, A-weighted		102		dB
OTE	Thermal trip point			150		$^\circ\text{C}$
	Thermal hysteresis			15		$^\circ\text{C}$
<b>DC CHARACTERISTICS</b>						
V <sub>OS</sub>	Output offset voltage (measured differentially)	V <sub>I</sub> = 0 V, Gain = 26 dB		1.5		mV
I <sub>CC</sub>	Quiescent supply current	$\overline{\text{SD/FAULT}} = 2\text{ V}$ , 10 $\mu\text{F}$ + 680 nF output filter, 1SPW Mode, PV <sub>CC</sub> = 12 V		20		mA
I <sub>CC</sub>	Quiescent supply current	$\overline{\text{SD/FAULT}} = 2\text{ V}$ , 10 $\mu\text{F}$ + 680 nF output filter, BD Mode, PV <sub>CC</sub> = 12 V		37		mA
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	$\overline{\text{SD/FAULT}} = 0.8\text{ V}$ , no load		10		$\mu\text{A}$
r <sub>DS(on)</sub>	Drain-source on-state resistance	I <sub>O</sub> = 500 mA, T <sub>J</sub> = 25 $^\circ\text{C}$ excluding metal and bond wire resistance	High Side		180	m $\Omega$
			Low side		180	
G	Gain	GAIN_SEL = 0.8 V	19	20	21	dB
G	Gain	GAIN_SEL = 2 V	25	26	27	dB
t <sub>ON</sub>	Turn-on time	$\overline{\text{SD/FAULT}} = 2\text{ V}$		50		ms
t <sub>OFF</sub>	Turn-off time	$\overline{\text{SD/FAULT}} = 0.8\text{ V}$		2.9		$\mu\text{s}$
GVDD	Gate drive supply	I <sub>GVDD</sub> = 2 mA	4.8	5	5.2	V
t <sub>DCDET</sub>	DC detect time	V <sub>RINP</sub> = 2.6 V and V <sub>RINN</sub> = 2.4 V, or V <sub>RINP</sub> = 2.4 V and V <sub>RINN</sub> = 2.6 V		800		ms
OVP	Over Voltage Protection			15.8		V
UVP	Under Voltage Protection	MODE_SEL = 0.8 V (BD mode)		7.5		V
UVP	Under Voltage Protection	MODE_SEL = 2 V, or floating (1SPW mode)		3.4		V

## 7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
f <sub>OSC, SS</sub>	Oscillator frequency, Spread Spectrum ON	305		340	kHz

## 7.7 Typical Characteristics

All measurements taken at audio frequency = 1 kHz, closed-loop gain = 26 dB, BD mode,  $T_A = 25^\circ\text{C}$ , AES17 filter using the TPA3138D2EVM, unless otherwise noted.




图 1. THD+N vs Frequency (BTL)




图 2. THD+N vs Frequency (BTL)




图 3. THD+N vs Output Power (BTL)




图 4. THD+N + Noise vs Output Power (BTL)




图 5. Output Power vs Supply Voltage (BTL)





图 6. Output Power vs Supply Voltage (BTL)


## Typical Characteristics (接下页)

All measurements taken at audio frequency = 1 kHz, closed-loop gain = 26 dB, BD mode,  $T_A = 25^\circ\text{C}$ , AES17 filter using the TPA3138D2EVM, unless otherwise noted.




AVCC=PVCC = 3.5 V to 15 V, Load =  $6\ \Omega + 47\ \mu\text{H}$ , Low-Idle-Current 1SPW Mode

图 7. Output Power vs Supply Voltage (BTL)




AVCC= PVCC = 3.5 V to 15 V, Load =  $8\ \Omega + 66\ \mu\text{H}$ , Low-Idle-Current 1SPW Mode

图 8. Output Power vs Supply Voltage (BTL)




AVCC= PVCC = 12 V, Load =  $6\ \Omega + 47\ \mu\text{H}$

图 9. Gain and Phase vs Frequency (BTL)




AVCC=PVCC = 12 V, 14.4 V, Load =  $6\ \Omega + 47\ \mu\text{H}$

图 10. Efficiency vs Output Power (BTL)



AVCC=PVCC= 13 V, 14.4 V, Load =  $8\ \Omega + 66\ \mu\text{H}$

图 11. Efficiency vs Output Power (BTL)



AVCC=PVCC = 12 V, 1 W, Load =  $6\ \Omega + 47\ \mu\text{H}$

图 12. Crosstalk vs Frequency (BTL)

## Typical Characteristics (接下页)

All measurements taken at audio frequency = 1 kHz, closed-loop gain = 26 dB, BD mode,  $T_A = 25^\circ\text{C}$ , AES17 filter using the TPA3138D2EVM, unless otherwise noted.




图 13. THD+N vs Frequency (PBTL)




图 14. THD+N vs Output Power (PBTL)




图 15. Output Power vs Supply Voltage (PBTL)




图 16. Efficiency vs Output Power (PBTL)

## 8 Parameter Measurement Information

All parameters are measured according to the conditions described in the [Specifications](#) section.

Most audio analyzers does not give correct readings of Class-D amplifiers' performance due to their sensitivity to the out-of-band noise present at the amplifier outputs. An AES-17 pre-analyzer filter is recommended to use for Class-D amplifier measurements. In absence of such filters, a 30-kHz low-pass filter ( $10\ \Omega + 47\ \text{nF}$ ) can be used to reduce the out-of-band noise remaining on the amplifier outputs.

## 9 Detailed Description

### 9.1 Overview

The TPA3138D2 is designed as a low-idle-power, cost-effective, general-purpose Class-D audio amplifier. The built-in spread spectrum control efficiently reduces EMI and enables the use of the ferrite beads instead of the inductors for  $\leq 2 \times 10\text{W}$  applications.

To facilitate system design, the TPA3138D2 needs only a single power supply between 3.5 V and 14.4 V for operation. An internal voltage regulator provides suitable voltage levels for the gate driver, digital, and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, as in the high-side gate drive, is accommodated by built-in bootstrap circuitry with integrated boot strap diodes requiring only an external capacitor for each half-bridge.

The audio signal path, including the gate drive and output stage, is designed as identical, independent full-bridges. All decoupling capacitors should be placed as close as possible to their associated pins. The physical loop with the power supply pins, decoupling capacitors, and GND return path to the device pins must be kept as short as possible, and with as little area as possible to minimize induction (see reference board documentation for additional information).

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BSXX) to the power-stage output pin (OUTXX). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the datasheet specified range, use ceramic capacitors with at least 220-nF capacitance, size 0603 or 0805, for the bootstrap supply. These capacitors ensure sufficient energy storage, even during clipped low frequency audio signals, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of its ON cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. For optimal electrical performance, EMI compliance, and system reliability, each PVCC pin should be decoupled with ceramic capacitors that are placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.


The PVCC power supply should have low output impedance and low noise. The power-supply ramp and SD/FAULT release sequence is not critical for device reliability as facilitated by the internal power-on-reset circuit, but it is recommended to release SD/FAULT after the power supply is settled for minimum turn on audible artifacts.

## TPA3138D2

ZHCSHR9A – MARCH 2018 – REVISED JUNE 2018

www.ti.com.cn

### 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Analog Gain

The analog gain of the TPA3138D2 can be changed by GAIN\_SEL pin. Low Level, Gain = 20 dB; High Level, Gain = 26 dB.

### 9.3.2 $\overline{\text{SD/FAULT}}$ Operation

The TPA3138D2 device employs a shutdown mode of operation designed to reduce supply current ( $I_{CC}$ ) to the absolute minimum level during periods of nonuse for power conservation. The  $\overline{\text{SD/FAULT}}$  input pin should be held high (see [Specifications](#) table for trip point) during normal operation when the amplifier is in use. Pulling  $\overline{\text{SD/FAULT}}$  low causes the outputs to mute and the amplifier to enter a low-current state. Never leave  $\overline{\text{SD/FAULT}}$  unconnected, because the amplifier operation would be unpredictable.

For the best power-off pop performance, place the amplifier in the shutdown mode prior to removing the power supply voltage.

### 9.3.3 PLIMIT

If selected, the PLIMIT operation limits the output voltage level to a voltage level below the supply rail. If the amplifier operates like it is powered by a lower supply voltage, then it limits the output power by voltage clipping. Add a resistor divider from GVDD to ground to set the threshold voltage at the PLIMIT pin.




图 17. PLIMIT Circuit Operation

The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to a fixed maximum value. The limit can be thought of as a "virtual" voltage rail which is lower than the supply connected to PVCC. The "virtual" rail is approximately 5.7 times (with BD mode) and 11.4 times (with 1SPW mode) the voltage at the PLIMIT pin. The output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

## Feature Description (接下页)

$$P_{OUT} = \frac{\left( \left( \frac{R_L}{R_L + 2 \times R_S} \right) \times V_P \right)^2}{2 \times R_L} \quad \text{for unclipped power}$$

where

- $P_{OUT} (10\%THD) = 1.25 \times P_{OUT} (\text{unclipped})$
- $R_L$  is the load resistance.
- $R_S$  is the total series resistance including  $R_{DS(on)}$ , and output filter resistance.
- $V_P$  is the peak amplitude, which is limited by "virtual" voltage rail.

(1)

### 9.3.4 Spread Spectrum and De-Phase Control

The TPA3138D2 device has built-in spread spectrum control of the oscillator frequency and de-phase of the PWM outputs to improve EMI performance. The spread spectrum scheme is internally fixed and is always turned on.

De-phase inverts the phase of the output PWM such that the idle output PWM waveforms of the two audio channels are inverted. De-phase does not affect the audio signal, or its polarity. De-phase only works with BD mode, it is auto-disabled in 1SPW mode

### 9.3.5 GVDD Supply

The GVDD Supply is used to power the gates of the output full-bridge transistors. Add a 1-μF capacitor to ground at this pin.

### 9.3.6 DC Detect

The TPA3138D2 device integrates a circuitry which protects the speakers from DC current that might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault is reported on the  $\overline{SD/FAULT}$  pin as a low state. The DC Detect fault also causes the amplifier to shutdown by changing the state of the outputs to Hi-Z.

A DC Detect Fault is issued when the output DC voltage sustain for more than 800 msec at the same polarity. This feature protects the speaker from large DC currents or AC currents less than 1 Hz. To avoid nuisance faults due to the DC detect circuit, hold the  $\overline{SD/FAULT}$  pin low at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance DC detect faults.

### 9.3.7 PBTL Select

The TPA3138D2 device offers the feature of Parallel BTL operation with two outputs of each channel connected directly. Connecting LINP and LINN directly to Ground (without capacitors) sets the device in Mono Mode during power up. Connect the OUTPR and OUTNR together for the positive speaker terminal and OUTNL and OUTPL together for the negative speaker terminal. Analog input signal is applied to INPR and INNR. For an example of the PBTL connection, see the schematic in the [Typical Applications](#) section.

### 9.3.8 Short-Circuit Protection and Automatic Recovery Feature

The TPA3138D2 features over-current conditions against the output stage short-circuit conditions. The short-circuit protection fault is reported on the  $\overline{SD/FAULT}$  pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is triggered.

The device recovers automatically once the over-current condition has been removed.

### 9.3.9 Over-Temperature Protection (OTP)

Thermal protection on the TPA3138D2 device prevents damage to the device when the internal die temperature exceeds 150°C. This triggering point has a ±15°C tolerance from device to device. Once the die temperature exceeds the thermal triggering point, the device is switched to the shutdown state and the outputs are disabled.

Thermal protection faults are reported on the  $\overline{SD/FAULT}$  pin.

**Feature Description (接下页)**

The device recovers automatically once the over temperature condition has been removed.

**9.3.10 Over-Voltage Protection (OVP)**

The TPA3138D2 device monitors the voltage on PVCC voltage threshold. When the voltage on PVCCL pin and PVCCR pin exceeds the over-voltage threshold (15.8 V typ), the OVP circuit puts the device into shutdown mode.

The device recovers automatically once the over-voltage condition has been removed.

**9.3.11 Under-Voltage Protection (UVP)**

When the voltage on PVCCL pin and PVCCR pin falls below the under-voltage threshold, the UVP circuit puts the device into shutdown mode. When MODE\_SEL pin is set to LOW (BD mode), the under-voltage threshold is 7.5 V typical. When MODE\_SEL pin is set to HIGH or floating, the TPA3138D2 operates in 1SPW mode, and the under-voltage threshold is 3.4 V typical.

The device recovers automatically once the under-voltage condition has been removed.

## 9.4 Device Functional Modes

### 9.4.1 MODE\_SEL = LOW: BD Modulation

This is a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load with short speaker wires. Each output is switching from 0 volts to the supply voltage. The OUTPx and OUTNx are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTPx is greater than 50% and OUTNx is less than 50% for positive output voltages. The duty cycle of OUTPx is less than 50% and OUTNx is greater than 50% for negative output voltages. The voltage across the load sits at 0 V throughout most of the switching period, reducing the switching current, which reduces any  $I^2R$  losses in the load.




图 18. BD Mode Modulation

## Device Functional Modes (接下页)

### 9.4.2 MODE\_SEL = HIGH: Low-Idle-Current 1SPW Modulation

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in THD degradation and more attention required in the output filter selection. In 1SPW mode the outputs operate at ~15% modulation during idle conditions. When an audio signal is applied one output decreases and the other output increases. The decreasing output signal rails to GND. At which point all the audio modulation takes place through the rising output. The result is that only one output is switching during a majority of the audio cycle. Efficiency is improved in this mode due to the reduction of switching losses.




图 19. Low-Idle-Current 1SPW Modulation

## 10 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The TPA3138D2 device is designed for use in inductor-free applications with limited distance wire length between amplifier and speakers, suitable for applications such as TV sets, sound docks and Bluetooth speakers. The TPA3138D2 device can either be configured in stereo or mono mode. Depending on the output power requirements and necessity for (speaker) load protection, the built-in PLIMIT circuit can be used to control the system power, see functional description of these features.

### 10.2 Typical Applications




图 20. Stereo Class-D Amplifier in BTL Configuration with Single-Ended Inputs, Spread Spectrum Modulation and BD Mode

## Typical Applications (接下页)




图 21. Stereo Class-D Amplifier in PBTL Configuration with Single-Ended Input, Spread Spectrum Modulation and 1SPW Mode

### 10.2.1 Design Requirements

#### 10.2.1.1 PCB Material Recommendation

FR-4 Glass Epoxy material with 1 oz. (35  $\mu\text{m}$ ) is recommended for use with the TPA3138D2. The use of this material can provide higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance). It is recommended to use several GND underneath the device thermal pad for thermal coupling to a bottom-side copper GND plane for best thermal performance.

#### 10.2.1.2 PVCC Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVCC capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, a capacitor with 100  $\mu\text{F}$  and 16 V supports most applications with 12-V power supply. 25-V capacitor rating is recommended for power supply voltage higher than 12 V. For The PVCC capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

## Typical Applications (接下页)

### 10.2.1.3 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the ceramic capacitors that are placed on the power supply to each full-bridge. They must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 16 V is required for use with a 12-V power supply.

### 10.2.2 Detailed Design Procedure

A rising-edge transition on  $\overline{\text{SD/FAULT}}$  input allows the device to start switching. It is recommended to ramp the PVCC voltage to its desired value before releasing  $\overline{\text{SD/FAULT}}$  for minimum audible artifacts.

The device is not inverting the audio signal from input to output.

The GVDD pin is not recommended to be used as a voltage source for external circuitry.

#### 10.2.2.1 Ferrite Bead Filter Considerations

With Advanced Emissions Suppression Technology, the TPA3138D2 amplifier delivers high-efficiency Class-D performance while minimizing interference to surrounding circuits, even with a low-cost ferrite bead filter. But couple factors need to be taken into considerations when selecting the ferrite beads.

One important aspect of the ferrite bead selection is the type of material used in the ferrite bead. Not all ferrite material is alike, so it is important to select a material that is effective in the 10 to 100 MHz range which is key to the operation of the Class-D amplifier. Many of the specifications regulating consumer electronics have emissions limits as low as 30 MHz. It is important to use the ferrite bead filter to block radiation in the 30-MHz and above range from appearing on the speaker wires and the power supply lines which are good antennas for these signals. The impedance of the ferrite bead can be used along with a small capacitor with a value in the range of 1000 pF to reduce the frequency spectrum of the signal to an acceptable level. For best performance, the resonant frequency of the ferrite bead and capacitor filter should be less than 10 MHz.

Also, it is important that the ferrite bead is large enough to maintain its impedance at the peak currents expected for the amplifier. Some ferrite bead manufacturers specify the bead impedance at a variety of current levels. If it is possible, make sure the ferrite bead maintains an adequate amount of impedance at the peak current that the amplifier detects. If these specifications are not available, it is possible to estimate the bead's current handling capability by measuring the resonant frequency of the filter output at low power and at maximum power. A change of resonant frequency of less than fifty percent under this condition is desirable. Examples of ferrite beads which have been tested and work well with the TPA3138D2 device include NFZ2MSM series from Murata.

A high-quality ceramic capacitor is also required for the ferrite bead filter. A low ESR capacitor with good temperature and voltage characteristics works best.

Additional EMC improvements may be obtained by adding snubber networks from each of the class-D outputs to ground. Suggested values for a simple RC series snubber network would be 68  $\Omega$  in series with a 100-pF capacitor although design of the snubber network is specific to every application and must be designed taking into account the parasitic reactance of the printed circuit board as well as the audio amp. Take care to evaluate the stress on the component in the snubber network especially if the amp is running at high PVCC. Also, make sure the layout of the snubber network is tight and returns directly to the GND or the thermal pad beneath the chip.

## Typical Applications (接下页)

### 10.2.2.2 Efficiency: LC Filter Required with the Traditional Class-D Modulation Scheme

The main reason that the traditional class-D amplifier requires an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is  $2 \times V_{CC}$ , and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is required to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.

The TPA3138D2 modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is  $V_{CC}$  instead of  $2 \times V_{CC}$ . As the output power increases, the pulses widen, making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not required.

An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance but higher impedance at the switching frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.

### 10.2.2.3 When to Use an Output Filter for EMI Suppression

The TPA3138D2 device has been tested with a simple ferrite bead filter for a variety of applications including long speaker wires up to 100 cm and high power. The TPA3138D2 EVM passes FCC Class B specifications under these conditions using twisted speaker wires. The size and type of ferrite bead can be selected to meet application requirements. Also, the filter capacitor can be increased if necessary with some impact on efficiency.

There may be a few circuit instances where it is necessary to add a complete LC reconstruction filter. These circumstances might occur if there are nearby circuits which are sensitive to noise. In these cases a classic second order Butterworth filter similar to those shown in the figures below can be used.

Some systems have little power supply decoupling from the AC line but are also subject to line conducted interference (LCI) regulations. These include systems powered by "wall warts" and "power bricks." In these cases, LC reconstruction filters can be the lowest cost means to pass LCI tests. Common mode chokes using low frequency ferrite material can also be effective at preventing line conducted interference.




图 22. Typical Ferrite Chip Bead Filter (Chip Bead Example: NFZ2MSM series from Murata)




图 23. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 8 Ω

## Typical Applications (接下页)





图 24. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 6 Ω


### 10.2.2.4 Input Resistance

The typical input resistance of the amplifier is fixed to 20 kΩ ±15% for 26dB Gain and 40kΩ ±15% for 20dB Gain .



### 10.2.2.5 Input Capacitor, $C_i$

In the typical application, an input capacitor ( $C_i$ ) is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input impedance of the amplifier ( $Z_i$ ) form a high-pass filter with the corner frequency determined in 公式 2.



(2)

The value of  $C_i$  is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where  $Z_i$  is 20 kΩ (26dB Gain) and the specification calls for a flat bass response down to 20 Hz. 公式 2 is reconfigured as 公式 3.

$$C_i = \frac{1}{2\pi Z_i f_c}$$

(3)

In this example,  $C_i$  is 0.4 μF; so, one would likely choose a value of 0.39 μF as this value is commonly used. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 3 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages and it is important to ensure that boards are cleaned properly.

## Typical Applications (接下页)

### 10.2.2.6 BSN and BSP Capacitors

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 0.22- $\mu$ F ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 0.22- $\mu$ F capacitor must be connected from OUTPx to BSPx, and one 0.22- $\mu$ F capacitor must be connected from OUTNx to BSNx. (See the application circuit diagram in [图 20](#).)

The bootstrap capacitors connected between the BSxx pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

### 10.2.2.7 Differential Inputs

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3138D2 device with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3138D2 with a single-ended source, ac ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply the audio source to either input. In a single-ended input application, the unused input should be ac grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

The impedance seen at the inputs should be limited to an RC time constant of 3 ms or less if possible. This is to allow the input dc blocking capacitors to become completely charged during the 50-ms power-up time. If the input capacitors are not allowed to completely charge, there is some additional sensitivity to component matching which can result in pop if the input components are not well matched.

### 10.2.2.8 Using Low-ESR Capacitors



Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

## Typical Applications (接下页)

### 10.2.3 Application Performance Curves



#### 10.2.3.1 EN55013 Radiated Emissions Results

TPA3138D2 EVM, PVCC = 12 V, 8-Ω speakers,  $P_O = 4$  W



#### 10.2.3.2 EN55022 Conducted Emissions Results

TPA3138D2 EVM, PVCC = 12 V, 8-Ω speakers,  $P_O = 4$  W



## 11 Power Supply Recommendations

### 11.1 Power Supply Decoupling, $C_s$

The TPA3138D2 device is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. Optimum decoupling is achieved by using a network of capacitors of different types that target specific types of noise on the power supply leads. For higher frequency transients due to parasitic circuit elements such as bond wire and copper trace inductances as well as lead frame capacitance, a good quality low equivalent-series-resistance (ESR) ceramic capacitor of value between 220 pF and 1000 pF works well. This capacitor should be placed as close to the device PVCC pins and system ground (either GND pins or thermal pad) as possible. For mid-frequency noise due to filter resonances or PWM switching transients as well as digital hash on the line, another good quality capacitor typically 0.1  $\mu$ F to 1  $\mu$ F placed as close as possible to the device PVCC leads works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 100  $\mu$ F or greater placed near the audio power amplifier is recommended. The 100- $\mu$ F capacitor also serves as a local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC pins provide the power to the output transistors, so a 100- $\mu$ F or larger capacitor should be placed on each PVCC pin. A 1- $\mu$ F capacitor on the AVCC pin is adequate. Also, a small decoupling resistor between AVCC and PVCC can be used to keep high frequency class-D noise from entering the linear input amplifiers.

## 12 Layout


### 12.1 Layout Guidelines

The TPA3138D2 device can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the Class-D switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions help meet EMC requirements.


- **Decoupling capacitors**—The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC pins as possible. Large (100- $\mu$ F or greater) bulk power supply decoupling capacitors should be placed near the TPA3138D2 device on the PVCC supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the thermal pad directly for an excellent ground connection. Consider adding a small, good quality low ESR ceramic capacitor between 220 pF and 1000 pF and a larger mid-frequency cap of value between 0.1  $\mu$ F and 1  $\mu$ F also of good quality to the PVCC connections at each end of the chip.
- **Keep the current loop** from each of the outputs through the ferrite bead and the small filter cap and back to GND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.
- **Grounding**—The AVCC (pin 7) decoupling capacitor should be connected to ground (GND). The PVCC decoupling capacitors should connect to GND. Analog ground and power ground should be connected at the thermal pad, which should be used as a central ground connection or star ground for the TPA3138D2.
- **Output filter**—The ferrite EMI filter (图 22) should be placed as close to the output pins as possible for the best EMI performance. The capacitors used in the ferrite should be grounded to power ground.
- **Thermal Pad**—The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be 3.04 mm  $\times$  2.34 mm. Seven rows of solid vias (three vias per row, 0.3302 mm or 13 mils diameter) should be equally spaced underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. See the TI Application Report [SLMA002](#) for more information about using the TSSOP thermal pad. For recommended PCB footprints, see figures at the end of this data sheet.

For an example layout, see the TPA3138D2 Evaluation Module (TPA3138D2EVM) User Manual. Both the EVM user manual and the thermal pad application report are available on the TI Web site at <http://www.ti.com>.


## 12.2 Layout Example



Top Layer 3D view



Top Layer layout view



Bot Layer layout view

图 29. BTL Layout Example

## 13 器件和文档支持

### 13.1 器件支持

#### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 13.2 文档支持

#### 13.2.1 相关文档

《PowerPAD™ 耐热增强型封装应用报告》（文献编号：[SLMA002](#)）

### 13.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 13.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

**TI E2E™ 在线社区** **TI 的工程师对工程师 (E2E) 社区。**此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 13.5 商标

E2E is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.

### 13.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 13.7 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3138D2PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPA3138D2	<a href="#">Samples</a>
TPA3138D2PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPA3138D2	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3138D2PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3138D2PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0

## GENERIC PACKAGE VIEW


**PWP 28**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224765/B

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.


## PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206332-39/AO 01/16


NOTE: A. All linear dimensions are in millimeters

Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

## PWP (R-PDSO-G28)

## PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司