

### 1 Features

- Wide Operating Voltage Range from 2 V to 6 V
- High-Current 3-State Outputs Drive Bus Lines
  Directly up to 15 LSTTL Loads
- Low Power Consumption: 80-µA Maximum I<sub>CC</sub>
- Typical t<sub>pd</sub> = 21 ns
- ±6-mA Output Drive at 5 V
- Low Input Current: 1 µA (Maximum)
- Bus-Structured Pinout

### 2 Applications


- Buffer Registers
- Bidirectional Bus Drivers
- Working Registers

### 3 Description


The 74HC573 devices are octal transparent D-type latches that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

#### 4 Logic Diagram (Positive Logic)



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	OE	I	Output enable
2	1D	I	1D input
3	2D	I	2D input
4	3D	I	3D input
5	4D	I	4D input
6	5D	I	5D input
7	6D	I	6D input
8	7D	I	7D input
9	8D	I	8D input
10	GND	_	Ground
11	LE	I	Latch enable input
12	8Q	0	8Q output
13	7Q	0	7Q output
14	6Q	0	6Q output
15	5Q	0	5Q output
16	4Q	0	4Q output
17	3Q	0	3Q output
18	2Q	0	2Q output
19	1Q	0	1Q output
20	V <sub>CC</sub>	—	Power pin

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0$ or $V_{I} > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{O}$ < 0 or $V_{O}$ > $V_{CC}$		±20	mA
IO	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through $V_{CC}$ or GND			±70	mA
TJ	T <sub>J</sub> Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3500	V
V <sub>(ESD)</sub> Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	V
		$V_{CC} = 2 V$	1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 6 V$	4.2			
V <sub>IL</sub>		$V_{CC} = 2 V$			0.5	
	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 6 V$			1.8	
VI	Input voltage		0		$V_{CC}$	V
Vo	Output voltage		0		$V_{CC}$	V
		$V_{CC} = 2 V$			1000	
t <sub>t</sub>	Input transition (rise and fall) time	$V_{CC} = 4.5 V$			500	ns
		$V_{CC} = 6 V$			400	
T <sub>A</sub>	Operating free-air temperature	74HC573	-40		85	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		74H0		
		DW (SOIC)	N (PDIP)	UNIT
		20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.3	49.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	42.8	35.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.2	30	°C/W
ΨJT	Junction-to-top characterization parameter	18	22.4	°C/W
ΨJB	Junction-to-board characterization parameter	45.7	29.9	°C/W

### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAME		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			$V_{CC} = 2 V$	1.9	1.998		
		I <sub>OH</sub> = -20 μA	$V_{CC} = 4.5 V$	4.4	4.499		
			$V_{CC} = 6 V$	5.9	5.999		
			T <sub>A</sub> = 25°C	3.98	4.3		
V <sub>OH</sub>	$V_{I} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -6 \text{ mA}, V_{CC} = 4.5 \text{ V}$					V
			74HC573	3.84			
			$T_A = 25^{\circ}C$	5.48	5.8		
		$I_{OH}$ = -7.8 mA, $V_{CC}$ = 6 V					
			74HC573	5.34			
			$V_{CC} = 2 V$		0.002	0.1	
		I <sub>OL</sub> = 20 μA	$V_{CC} = 4.5 V$		0.001	0.1	
			$V_{CC} = 6 V$		0.001	0.1	
			$T_A = 25^{\circ}C$		0.17	0.26	
V <sub>OL</sub>	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 6 \text{ mA}, V_{CC} = 4.5 \text{ V}$					V
			74HC573			0.33	
			$T_A = 25^{\circ}C$		0.15	0.26	
		$I_{OL} = 7.8 \text{ mA}, V_{CC} = 6 \text{ V}$					
			74HC573			0.33	
		6 V/	$T_A = 25^{\circ}C$		±0.1	±100	nA
l <sub>l</sub>	$V_{I} = V_{CC} \text{ or } 0, V_{C}$	C = 0 V	74HC573			±1000	ΠA
			$T_A = 25^{\circ}C$		±0.01	±0.5	
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } 0, V$	<sub>CC</sub> = 6 V					μA
			74HC573			±5	
			$T_A = 25^{\circ}C$			8	
I <sub>CC</sub>	$V_I = V_{CC} \text{ or } 0, I_O$	= 0, V <sub>CC</sub> = 6 V					μA
			74HC573			80	
Ci	 $V_{CC} = 2 V \text{ to } 6 V$				3	10	pF
C <sub>pd</sub> Power di capacita per latch	$T_A = 25^{\circ}C$ , no loa	ad			50		pF

### 6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			,	MIN	NOM	MAX	UNIT
			$T_A = 25^{\circ}C$	80			
		$V_{CC} = 2 V$					
			74HC573	100			
			$T_A = 25^{\circ}C$	16			
t <sub>w</sub>	Pulse duration, LE high	$V_{CC} = 4.5 V$					ns
			74HC573	20			
			$T_A = 25^{\circ}C$	14			
		$V_{CC} = 6 V$					
			74HC573	17			
			$T_A = 25^{\circ}C$	50			
		$V_{CC} = 2 V$					
		ata before LE↓ $V_{CC}$ = 4.5 V	74HC573	63			
			$T_A = 25^{\circ}C$	10			
t <sub>su</sub>	Setup time, data before LE $\downarrow$						ns
			74HC573	13			
			T <sub>A</sub> = 25°C	9			
		$V_{CC} = 6 V$					
			74HC573	11			
		$V_{CC} = 2 V$	T <sub>A</sub> = 25°C	20			
t.	Hold time, data after LE↓	$v_{\rm CC} = 2 v$	74HC573	24			ns
t <sub>h</sub>	noiu illie, uaia aiter LE↓	$V_{CC} = 4.5 V$		5			119
		$V_{CC} = 6 V$		5			

### 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted; see Figure 2)

PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
			$T_A = 25^{\circ}C$		77	175	
		$V_{CC} = 2 V$	74HC573			220	
			$T_A = 25^{\circ}C$		26	35	
	$C_L = 50 \text{ pF}$ , from D (input) to Q (output)	$V_{CC} = 4.5 V$	74HC573			44	
			T <sub>A</sub> = 25°C		23	30	
		$V_{CC} = 6 V$	74HC573			38	
t <sub>pd</sub>	C <sub>L</sub> = 50 pF, from LE (input) to any Q (output)	V <sub>CC</sub> = 2 V	T <sub>A</sub> = 25°C		87	175	ns
			74HC573			220	
			T <sub>A</sub> = 25°C		27	35	
		V <sub>CC</sub> = 4.5 V	74HC573			44	
			T <sub>A</sub> = 25°C		23	30	
		$V_{CC} = 6 V$	74HC573			38	

### **Switching Characteristics (continued)**

PARAMETER	TEST CONDITIONS				TYP	MAX	UNIT
			T <sub>A</sub> = 25°C		68	150	
		$V_{CC} = 2 V$					
			74HC573			190	
			T <sub>A</sub> = 25°C		24	30	
t <sub>en</sub>	$C_L = 50 \text{ pF}$ , from $\overline{OE}$ (input) to any Q (output)	$V_{CC} = 4.5 V$					ns
			74HC573			38	
			T <sub>A</sub> = 25°C		21	26	
		$V_{CC} = 6 V$					
			74HC573			32	
			T <sub>A</sub> = 25°C		47	150	
		$V_{CC} = 2 V$					
			74HC573			190	
			T <sub>A</sub> = 25°C		23	30	
t <sub>dis</sub>	$C_L = 50 \text{ pF}$ , from $\overline{OE}$ (input) to any Q (output)	$V_{CC} = 4.5 V$					ns
			74HC573			38	
			T <sub>A</sub> = 25°C		21	26	
		$V_{CC} = 6 V$					
			74HC573			32	
		$V_{CC} = 2 V$ $V_{CC} = 4.5 V$	T <sub>A</sub> = 25°C		28	60	
			74HC573			75	
			T <sub>A</sub> = 25°C		8	12	
t <sub>t</sub>	$C_L$ = 50 pF to any Q (output)						ns
			74HC573			15	
		V <sub>CC</sub> = 6 V	T <sub>A</sub> = 25°C		6	10	
			74HC573			13	
			T <sub>A</sub> = 25°C		95	200	
		$V_{CC} = 2 V$					
			74HC573			250	
			T <sub>A</sub> = 25°C		33	40	
	$C_L = 150 \text{ pF}$ , from D (input) to Q (output)	$V_{CC} = 4.5 V$					
			74HC573			50	
			T <sub>A</sub> = 25°C		21	34	
		$V_{CC} = 6 V$					
			74HC573			43	
t <sub>pd</sub>			T <sub>A</sub> = 25°C		103	225	ns
		$V_{CC} = 2 V$					
			74HC573			285	
			$T_A = 25^{\circ}C$		33	45	
	$C_L$ = 150 pF, from LE (input) to any Q (output)	$V_{CC} = 4.5 V$					
			74HC573			57	
			$T_A = 25^{\circ}C$		29	40	
		$V_{CC} = 6 V$					
			74HC573			50	

over operating free-air temperature range (unless otherwise noted; see Figure 2)

# **Switching Characteristics (continued)**

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
			$T_A = 25^{\circ}C$		85	200	
		$V_{CC} = 2 V$	74HC573			250	
			T <sub>A</sub> = 25°C		29	40	
t <sub>en</sub>	$C_L = 150 \text{ pF}, \text{ from } \overline{OE} \text{ (input)}$ to any Q (output)	$V_{CC} = 4.5 V$	74HC573			50	ns
			$T_A = 25^{\circ}C$		26	34	
		$V_{CC} = 6 V$	74HC573			43	
			T <sub>A</sub> = 25°C		60	210	
		$V_{CC} = 2 V$	74HC573			265	
			T <sub>A</sub> = 25°C		17	42	
t <sub>t</sub>	$C_L = 150 \text{ pF}$ to any Q (output)	$V_{CC}$ = 4.5 V	74HC573			53	ns
			T <sub>A</sub> = 25°C		14	36	
		$V_{CC} = 6 V$	74HC573			45	

over operating free-air temperature range (unless otherwise noted; see Figure 2)

# 6.8 Typical Characteristics






Figure 1. Maximum Propagation Delay Curves


#### Vcc **S1** Test RL Point From Output **Under Test** CL S2 (see Note A) LOAD CIRCUIT Vcc **High-Level** 50% 50% Pulse 0 V Vcc Low-Level 50% 50% Pulse 0 V **VOLTAGE WAVEFORMS PULSE DURATIONS** ۷сс Input 50% 50% 0 V <sup>t</sup>PLH tPHL -VOH In-Phase 90% 90% 50% 50% Output <u>10%</u> VOL tr tf <sup>t</sup>PHL <sup>t</sup>PLH ۷он 90% 90% Out-of-50% 10% 10% Phase VOL Output tf t. **VOLTAGE WAVEFORMS** PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

### 7 Parameter Measurement Information





VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES



ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- A. C<sub>L</sub> includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $\label{eq:F.transform} \mathsf{F}. \quad \mathsf{t}_{\mathsf{PZL}} \text{ and } \mathsf{t}_{\mathsf{PZH}} \text{ are the same as } \mathsf{t}_{\mathsf{en}}.$
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 2. Load Circuit and Voltage Waveforms

### 8 Detailed Description

#### 8.1 Overview

The 74HC573 devices are octal transparent D-type latches that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  must be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### 8.2 Functional Block Diagram




Figure 3. Logic Diagram (Positive Logic)

### 8.3 Feature Description


The 74HC573 is a high current 3-state output device which can drive bus lines directly or up to 15 LSTTL loads. It has low power consumption up to  $80-\mu$ A maximum I<sub>CC</sub>. The high speed CMOS family has typical propagation delay of 21 ns with  $\pm$ 6-mA output drive at 5 V. The input leakage current is a very low 1- $\mu$ A (maximum).

### 8.4 Device Functional Modes

Table 1 lists the functional modes of the 74HC573

		•	•
	OUTPUT		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q <sub>0</sub>
Н	Х	Х	Hi-Z


Table 1. Function Table (Each Latch)



DIP

**Example Board Layout** 

Based on a stencil thickness of .127mm (.005inch).



以上信息仅供参考.如需帮助联系客服人员。谢谢 XINLUDA