


Pin Arrangement



(Top view)

Function Table

Input				Output	
Preset	Clear	Clock	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q}_0

H; high level, L; low level, X; irrelevant, ↑; transition from low to high level,

Q₀; level of Q before the indicated steady-state input conditions were established.

\bar{Q}_0 ; complement of \bar{Q}_0 or level of Q before the indicated steady-state input conditions were established.

*; This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_{IN}	7	V
Power dissipation	P_T	400	mW
Storage temperature	Tstg	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.75	5.00	5.25	V
Output current	I_{OH}	—	—	-400	μA
	I_{OL}	—	—	8	mA
Operating temperature	T_{opr}	-20	25	75	°C
Clock frequency	f_{clock}	0	—	25	MHz
Pulse width	Clock High	t_w	25	—	ns
	Clear Preset	t_w	25	—	
Setup time	"H" Data	t_{su}	20 \uparrow	—	ns
	"L" Data	t_{su}	20 \uparrow	—	
Hold time	t_h	5 \uparrow	—	—	ns

Note: \uparrow ; The arrow indicates the rising edge.

Electrical Characteristics

(Ta = -20 to +75 °C)

Item	Symbol	min.	typ.*	max.	Unit	Condition		
Input voltage	V _{IH}	2.0	—	—	V			
	V _{IL}	—	—	0.8	V			
Output voltage	V _{OH}	2.7	—	—	V	V _{CC} = 4.75 V, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -400 μA		
	V _{OL}	—	—	0.5	V	I _{OL} = 8 mA		
		—	—	0.4	V	I _{OL} = 4 mA, V _{CC} = 4.75 V, V _{IL} = 0.8 V, V _{IH} = 2 V		
Input current	D	I _{IH}	—	—	20	μA	V _{CC} = 5.25 V, V _I = 2.7 V	
			Clear	—	—			40
			Preset	—	—			40
			Clock	—	—			20
	D	I _{IL}	—	—	-0.4	mA	V _{CC} = 5.25 V, V _I = 0.4 V	
			Clear	—	—			-0.8
			Preset	—	—			-0.8
			Clock	—	—			-0.4
	D	I _I	—	—	0.1	mA	V _{CC} = 5.25 V, V _I = 7 V	
			Clear	—	—			0.2
			Preset	—	—			0.2
			Clock	—	—			0.1
Short-circuit output current	I _{OS}	-20	—	-100	mA	V _{CC} = 5.25 V		
Supply current	I _{CC} **	—	4	8	mA	V _{CC} = 5.25 V		
Input clamp voltage	V _{IR}	—	—	-1.5	V	V _{CC} = 4.75 V, I _{IN} = -18 mA		

Notes: * V_{CC} = 5 V, Ta = 25°C


** With all output open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics

(V_{CC} = 5 V, Ta = 25°C)

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum clock frequency	f _{max}			25	33		MHz	C _L = 15 pF, R _L = 2 kΩ
Propagation delay time	t _{PLH}	Clear, Clock or Preset	Q, \bar{Q}	—	13	25	ns	
	t _{PHL}			—	25	40	ns	


Timing Definition



Testing Method


Test Circuit

1. f_{max} , t_{PLH} , t_{PHL} (Clock \rightarrow Q, \bar{Q})




- Notes:
1. Test is put into the each flip-flop.
 2. C_L includes probe and jig capacitance.
 3. All diodes are 1S2074(H).

2. t_{PHL} , t_{PLH} (Clear or Preset \rightarrow Q, \bar{Q})




- Notes:
1. Test is put into the each flip-flop.
 2. C_L includes probe and jig capacitance.
 3. All diodes are 1S2074(H).

Waveforms 1




Note: Clock input pulse; $t_{TLH} \leq 15$ ns, $t_{THL} \leq 6$ ns, PRR = 1 MHz, duty cycle = 50% and for f_{max} , $t_{TLH} = t_{THL} \leq 2.5$ ns

Waveforms 2



Note: Clear and preset input pulse; $t_{TLH} \leq 15$ ns, $t_{THL} \leq 6$ ns, PRR = 1 MHz,

DIP14



DIMENSIONS ARE IN INCHES
 DIMENSIONS IN () FOR REFERENCE ONLY

以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA