



XD2551 DIP8 / XL2551 SOP8

Features

- Suitable for 12V and 24V systems
- Externally-controlled slope for reduced RFI emissions
- Detection of ground fault (permanent Dominant) on TXD input
- Power-on Reset and voltage brown-out protection
- An unpowered node or brown-out event will not disturb the CAN bus
- Low current standby operation
- Protection against damage due to short-circuit conditions (positive or negative battery voltage)
- Protection against high-voltage transients
- · Automatic thermal shutdown protection
- Up to 112 nodes can be connected
- High-noise immunity due to differential bus implementation
- Temperature ranges:
 - Industrial (I): -40°C to +85°C
 - Extended (E): -40°C to +125°C



Block Diagram



Mode	Current at R _s Pin	Resulting Voltage at Rs Pin
Standby	-IRS < 10 μA	VRS > 0.75 VDD
Slope-Control	10 μA < -IRs < 200 μA	0.4 VDD < VRS < 0.6 VDD
High-Speed	-IRS < 610 μA	0 < VRS < 0.3VDD

TABLE 1-1: MODES OF OPERATION

TABLE 1-2: TRANSCEIVER TRUTH TABLE


Vdd	Vrs	TXD	CANH	CANL	Bus State ⁽¹⁾	Rxd ⁽¹⁾
	Vrs < 0.75 Vdd	0	HIGH	LOW	Dominant	0
$4.5V \le V\text{DD} \le 5.5V$	VR5 < 0.75 VDD	1 or floating	Not Driven Not Driven		Recessive	1
	Vrs > 0.75 Vdd	Х	Not Driven	Not Driven	Recessive	1
	Vrs < 0.75 Vdd	0	HIGH	LOW	Dominant	0
VPOR < VDD < 4.5V (See Note 3)	VR5 < 0.75 VDD	1 or floating	Not Driven	Not Driven	Recessive	1
	Vrs > 0.75 Vdd	Х	Not Driven	Not Driven	Recessive	1
0 < VDD < VPOR	Х	х	Not Driven/ No Load	Not Driven/ No Load	High Impedance	х

Note 1: If another bus node is transmitting a Dominant bit on the CAN bus, then RXD is a logic '0'.

2: X = "don't care".

3: Device drivers will function, although outputs are not ensured to meet the ISO-11898 specification.

FIGURE 1-1: SLEW RATE VS. SLOPE-CONTROL RESISTANCE VALUE



1.0 TXD Permanent Dominant Detection

If the 2551 detects an extended Low state on the TXD input, it will disable the CANH and CANL output drivers in order to prevent the corruption of data on the CAN bus. The drivers are disabled if TXD is Low for more than 1.25 ms (minimum). This implies a maximum bit time of $62.5 \,\mu s$ (16 kb/s bus rate), allowing up to 20 consecutive transmitted Dominant bits during a multiple bit error and error frame scenario. The drivers remain disabled as long as TXD remains Low. A rising edge on TXD will reset the timer logic and enable the CANH and CANL output drivers.

1.1 Power-on Reset

When the device is powered on, CANH and CANL remain in a high-impedance state until VDD reaches the voltage-level VPORH. In addition, CANH and CANL will remain in a high-impedance state if TXD is Low when VDD reaches VPORH. CANH and CANL will become active only after TXD is asserted High. Once powered on, CANH and CANL will enter a high-impedance state if the voltage level at VDD falls below VPORL, providing voltage brown-out protection during normal operation.

1.2 Pin Descriptions

The 8-pin pinout is listed in Table 1-3.

Pin Number	Pin Name	Pin Function				
1	TXD	Transmit Data Input				
2	Vss	Ground				
3	Vdd	Supply Voltage				
4	RXD	Receive Data Output				
5	Vref	Reference Output Voltage				
6	CANL	CAN Low-Level Voltage I/O				
7	CANH	CAN High-Level Voltage I/O				
8	Rs	Slope-Control Input				

TABLE 1-3: MCP2551 PINOUT

1.2.1 TRANSMITTER DATA INPUT (TXD)

TXD is a TTL-compatible input pin. The data on this pin is driven out on the CANH and CANL differential output pins. It is usually connected to the transmitter data output of the CAN controller device. When TXD is Low, CANH and CANL are in the Dominant state. When TXD is High, CANH and CANL are in the Recessive state, provided that another CAN node is not driving the CAN bus with a Dominant state. TXD has an internal pull-up resistor (nominal 25 k Ω to VDD).

1.2.2 GROUND SUPPLY (Vss)

Ground supply pin.

1.2.3 SUPPLY VOLTAGE (V_{DD})

Positive supply voltage pin.

1.2.4 RECEIVER DATA OUTPUT (RXD)

RXD is a CMOS-compatible output that drives High or Low depending on the differential signals on the CANH and CANL pins and is usually connected to the receiver data input of the CAN controller device. RXD is High when the CAN bus is Recessive and Low in the Dominant state.

1.2.5 REFERENCE VOLTAGE (VREF)

Reference Voltage Output (defined as VDD/2).

1.2.6 CAN LOW (CANL)

The CANL output drives the Low side of the CAN differential bus. This pin is also tied internally to the receive input comparator.

1.2.7 CAN HIGH (CANH)

The CANH output drives the high-side of the CAN differential bus. This pin is also tied internally to the receive input comparator.

1.2.8 SLOPE RESISTOR INPUT (Rs)

The Rs pin is used to select High-Speed, Slope-Control or Standby modes via an external biasing resistor.

2.0 ELECTRICAL CHARACTERISTICS

2.1 Terms and Definitions

A number of terms are defined in ISO-11898 that are used to describe the electrical characteristics of a CAN transceiver device. These terms and definitions are summarized in this section.

2.1.1 BUS VOLTAGE

VCANL and VCANH denote the voltages of the bus line wires CANL and CANH relative to ground of each individual CAN node.

2.1.2 COMMON MODE BUS VOLTAGE RANGE

Boundary voltage levels of VCANL and VCANH with respect to ground, for which proper operation will occur, if up to the maximum number of CAN nodes are connected to the bus.

2.1.3 DIFFERENTIAL INTERNAL CAPACITANCE, CDIFF (OF A CAN NODE)

Capacitance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.4 DIFFERENTIAL INTERNAL RESISTANCE, RDIFF (OF A CAN NODE)

Resistance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.5 DIFFERENTIAL VOLTAGE, VDIFF (OF CAN BUS)

Differential voltage of the two-wire CAN bus, value VDIFF = VCANH - VCANL.


2.1.6 INTERNAL CAPACITANCE, CIN (OF A CAN NODE)

Capacitance seen between CANL (or CANH) and ground during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.7 INTERNAL RESISTANCE, RIN (OF A CAN NODE)

Resistance seen between CANL (or CANH) and ground during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

FIGURE 2-1: PHYSICAL LAYER DEFINITIONS



Absolute Maximum Ratings†

Vdd	7.0V
DC Voltage at TXD, RXD, VREF and Vs	0.3V to VDD + 0.3V
DC Voltage at CANH, CANL (Note 1)	42V to +42V
Transient Voltage on Pins 6 and 7 (Note 2)	250V to +250V
Storage temperature	55°C to +150°C
Operating ambient temperature	40°C to +125°C
Virtual Junction Temperature, TvJ (Note 3)	40°C to +150°C
Soldering temperature of leads (10 seconds)	+300°C
ESD protection on CANH and CANL pins (Note 4)	6 kV
ESD protection on all other pins (Note 4)	4 kV
Note 1: Short-circuit applied when TXD is High and Low.	

2: In accordance with ISO-7637.

3: In accordance with IEC 60747-1.

4: Classification A: Human Body Model.

2.2 DC Characteristics

DC Specifications			Electrical Characteristics: Industrial (I): TAMB = -40° C to $+85^{\circ}$ C VDD = 4.5 V to 5.5 V Extended (E): TAMB = -40° C to $+125^{\circ}$ C VDD = 4.5 V to 5.5 V				
Param No.	Sym	Characteristic	Min Max Units		Units	Conditions	
Supply							
D1			_	75	mA	Dominant; VTXD = 0.8V; VDD	
D2			_	10	mA	Recessive; VTXD = +2V; Rs = 47 kW	
D3	IDD	Supply Current	_	365	μA	-40°C \leq T _{AMB} \leq +85°C, Standby; (Note 2)	
03			_	465	μA	$\label{eq:tau} \begin{array}{l} -40^{\circ}C \leq T_{AMB} \leq +125^{\circ}C, \\ Standby; \mbox{ (Note 2)} \end{array}$	
D4	Vporh	High-level of the Power-on Reset comparator	3.8	4.3	V	CANH, CANL outputs are active when VDD > VPORH	
D5	VPORL	Low-level of the Power-on Reset comparator	3.4	4.0	V	CANH, CANL outputs are not active when VDD < VPORL	
D6	Vpord	Hysteresis of Power-on Reset comparator	0.3	0.8	V	Note 1	
Bus Lin	e (CANH; CANL)	Transmitter					
D7	VCANH _{(r);} VCANL _(r)	CANH, CANL Recessive bus voltage	2.0	3.0	V	VTXD = VDD; no load.	
D8	IO(CANH)(reces)	Recessive output current	-2	+2	mA	-2V < V(CAHL,CANH) < +7V, 0V <vdd 5.5v<="" <="" td=""></vdd>	
D9	IO(CANL)(reces)		-10	+10	mA	-5V < V(CANL,CANH) < +40V, 0V <vdd 5.5v<="" <="" td=""></vdd>	
D10	Vo(canh)	CANH Dominant output voltage	2.75	4.5	V	VTXD = 0.8V	
D11	VO(CANL)	CANL Dominant output voltage	0.5	2.25	V	VTXD = 0.8V	
D12	Vdiff(r)(o)	Recessive differential output voltage	-500	+50	mV	VTXD = 2V; no load	
D13	VDIFF(d)(o)	Dominant differential output voltage	1.5	3.0	V	VTXD = 0.8V; VDD = 5V 40W < RL < 60W (Note 2)	
D14				-200	mA	VCANH = -5V	
D15	IO(SC)(CANH)	CANH short-circuit output current	_	-100 (typical)	mA	VCANH = -40V, +40V. (Note 1)	
D16	IO(SC)(CANL)I	CANL short-circuit output current	_	200	mA	VCANL = -40V, +40V. (Note 1)	
D17		Recessive differential	-1.0	+0.5	V	-2V < V(CANL, CANH) < +7V (Note 3)	
יוט	Vdiff(r)(i)	input voltage	-1.0	+0.4	V	-12V < V(CANL, CANH) < +12V (Note 3)	

Note 1: This parameter is periodically sampled and not 100% tested.

2: ITXD = IRXD = IVREF = 0 mA; 0V < VCANL < VDD; 0V < VCANH < VDD; VRS = VDD

3: This is valid for the receiver in all modes; High-speed, Slope-control and Standby.

2.2 DC Characteristics (Continued)

DC Specifications (Continued)			Electrical Characteristics: Industrial (I): TAMB = -40° C to $+85^{\circ}$ C VDD = 4.5 V to 5.5 V Extended (E): TAMB = -40° C to $+125^{\circ}$ C VDD = 4.5 V to 5.5 V				
Param No.	Sym Characteristic Min Max Units		Units	Conditions			
Bus Line	e (CANH; CANL)	Receiver: [TXD = 2V; pins 6	and 7 e	externally	driven]		
D18	Vdiff(d)(i)	Dominant differential	0.9	5.0	V	-2V < V(CANL, CANH) < +7V (Note 3)	
DIO	V DIFF(Q)(I)	input voltage	1.0	5.0	V	-12V < V(CANL, CANH) < +12V (Note 3)	
D19	Vdiff(h)(i)	Differential input hysteresis	100	200	mV	See Figure 2-3 (Note 1)	
D20	RIN	CANH, CANL Common- mode input resistance	5	50	kW		
D21	Rın(d)	Deviation between CANH and CANL Common-mode input resistance	-3	+3	%	VCANH = VCANL	
Bus Line	e (CANH; CANL)	Receiver: [TXD = 2V; pins 6	and 7 e	externally	driven]		
D22	Rdiff	Differential input resistance	20	100	kW		
D24	LI	CANH, CANL input leakage current	_	150	μA	Vdd < Vpor; Vcanh = Vcanl = +5V	
Transmi	tter Data Input (TXD)					
D25	Vih	High-level input voltage	2.0	Vdd	V	Output Recessive	
D26	VIL	Low-level input voltage	Vss	+0.8	V	Output Dominant	
D27	Ін	High-level input current	-1	+1	μA	VTXD = VDD	
D28	IIL	Low-level input current	-100	-400	μA	VTXD = 0V	
Receive	r Data Output (R	XD)					
D31	Vон	High-level output voltage	0.7 Vd D	—	V	ЮН = 8 mA	
D32	Vol	Low-level output voltage		0.8	V	IOL = 8 mA	
Voltage	Reference Outp	ut (VREF)					
D33	VREF	Reference output voltage	0.45 V DD	0.55 Vd D	V	-50 μA < Ivref < 50 μA	
Standby	/Slope-Control (Rs pin)					
D34	Vsтв	Input voltage for standby mode	0.75 V DD	—	V		
D35	ISLOPE	Slope-control mode current	-10	-200	μA		
D36	VSLOPE	Slope-control mode voltage	0.4 Vd D	0.6 Vdd	V		
Thermal	Shutdown						
D37	TJ _(sd)	Shutdown junction temperature	155	180	°C	Note 1	
D38	TJ _(h)	Shutdown temperature hysteresis	20	30	°C	-12V < V(CANL, CANH) < +12V (Note 3)	

Note 1: This parameter is periodically sampled and not 100% tested.

2: ITXD = IRXD = IVREF = 0 mA; 0V < VCANL < VDD; 0V < VCANH < VDD; VRS = VDD

3: This is valid for the receiver in all modes; High-speed, Slope-control and Standby.

XD2551 DIP8 / XL2551 SOP8

FIGURE 2-1: TEST CIRCUIT FOR ELECTRICAL CHARACTERISTICS




FIGURE 2-2: TEST CIRCUIT FOR AUTOMOTIVE TRANSIENTS





FIGURE 2-3: HYSTERESIS OF THE RECEIVER




2.3 AC Characteristics


AC Specifications			Electrical Characteristics: Industrial (I): TAMB = -40° C to $+85^{\circ}$ C VDD = 4.5 V to 5.5 V Extended (E): TAMB = -40° C to $+125^{\circ}$ C VDD = 4.5 V to 5.5 V				
Param No.	Sym	ym Characteristic		Мах	Units	Conditions	
1	tBIT	Bit time	1	62.5	μs	VRS = 0V	
2	fвıт	Bit frequency	16	1000	kHz	VRS = 0V	
3	TtxL2bus(d)	Delay TXD to bus active	—	70	ns	$\label{eq:constraint} \begin{array}{l} -40^{\circ}C \leq TAMB \leq +125^{\circ}C, \\ VRS = 0V \end{array}$	
4	Tty-U2buc(r)	Delay TXD to hue inactive	_	125	ns	$\label{eq:constraint} \begin{array}{l} -40^\circ C \leq TAMB \leq \texttt{+85}^\circ C, \\ VRS=0V \end{array}$	
4	TtxH2bus(r)	Delay TXD to bus inactive	—	170	ns	$\label{eq:constraint} \begin{array}{l} -40^{\circ}C \leq TAMB \leq +125^{\circ}C, \\ VRS = 0V \end{array}$	
F	Thul Ony(d)		_	130	ns	$\begin{array}{l} -40^{\circ}C \leq \text{TAMB} \leq +125^{\circ}C, \\ \text{VRS} = 0\text{V} \end{array}$	
5	TtxL2rx(d)	Delay TXD to receive active	_	250	ns	$\label{eq:constraint} \begin{array}{l} -40^\circ C \leq TAMB \leq +125^\circ C, \\ \mathrm{Rs} = 47 \ \mathrm{k}\Omega \end{array}$	
		Delay TXD to receiver inactive	_	175	ns	$\label{eq:constraint} \begin{array}{l} -40^\circ C \leq TAMB \leq +85^\circ C, \\ VRS = 0V \end{array}$	
				225	ns	$\label{eq:constraint} \begin{array}{l} -40^\circ C \leq TAMB \leq +85^\circ C, \\ \mathrm{Rs} = 47 \ \mathrm{k}\Omega \end{array}$	
6	TtxH2rx(r)			235	ns	$\label{eq:constraint} \begin{array}{l} -40^\circ C \leq TAMB \leq +125^\circ C, \\ VRS = 0V \end{array}$	
			_	400	ns	$\label{eq:constraint} \begin{array}{l} -40^\circ C \leq TAMB \leq +125^\circ C, \\ RS = 47 \; k\Omega \end{array}$	
7	SR	CANH, CANL slew rate	5.5	8.5	V/µs	Refer to Figure 2-1 ; Rs = 47 kΩ, (Note 1)	
10	tWAKE	Wake-up time from standby (Rs pin)	_	5	μs	See Figure 2-5	
11	TbusD2rx(s)	Bus Dominant to RXD Low (Standby mode)	_	550	ns	VRS = +4V; (See Figure 2-6)	
12	CIN(CANH) CIN(CANL)	CANH; CANL input capacitance	_	20 (typical)	pF	1 Mb/s data rate; VTXD = VDD, (Note 1)	
13	CDIFF	Differential input capacitance	—	10 (typical)	pF	1 Mb/s data rate (Note 1)	
14	TtxL2busZ	TX Permanent Dominant Timer Disable Time	1.25	4	ms		
15	TtxR2pdt(res)	TX Permanent Dominant Timer Reset Time	_	1	μs	Rising edge on TXD while device is in permanent Dominant state	

Note 1: This parameter is periodically sampled and not 100% tested.

2.4 Timing Diagrams and Specifications
















FIGURE 2-6: TIMING DIAGRAM FOR BUS DOMINANT TO RXD LOW (STANDBY MODE)







XD2551 DIP8 / XL2551 SOP8











SIDE VIEW

END VIEW





	INCHES					
	INCHES					
Dimension Limits		MIN	NOM	MAX		
Number of Pins	N	8				
Pitch	e	.100 BSC				
Top to Seating Plane	Α	-	-	.210		
Molded Package Thickness	A2	.115	.130	.195		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.290	.310	.325		
Molded Package Width	E1	.240	.250	.280		
Overall Length	D	.348	.365	.400		
Tip to Seating Plane	L	.115	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.060	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing § eB		-	-	.430		

961

以上信息仅供参考.如需帮助联系客服人员。谢谢 XINLUDA