

XL2982SL SOP20

Features and Benefits

- TTL, DTL, PMOS, or CMOS compatible inputs
- 500 mA output source current capability
- Transient-protected outputs
- Output breakdown voltage to 50 V

Description


Recommended for high-side switching applications that benefit from separate logic and load grounds, these devices encompass load supply voltages to 50 V and output currents to -500 mA. These 8-channel source drivers are useful for interfacing between low-level logic and high-current loads. Typical loads include relays, solenoids, lamps, stepper and/or servo motors, print hammers, and LEDs.


All devices may be used with 5 V logic systems—TTL, Schottky TTL, DTL, and 5 V CMOS. The device packages offered are electrically interchangeable, and will withstand a maximum output off voltage of 50 V, and operate to a minimum of 5 V. All devices in this series integrate input current limiting resistors and output transient suppression diodes, and are activated by an active high input.

The package is a 20-pin wide-body SOIC with improved thermal characteristics compared to the 18-pin SOIC version it replaces (100% pin-compatible electrically).

The package is lead (Pb) free, with 100% matte-tin leadframe plating.

Simplified Block Diagram







Absolute Maximum Ratings

| A to Column Training Column Tr | | | | | | | | | |
|--|----------------------|-----------|------------|-------|--|--|--|--|--|
| Characteristic | Symbol | Notes | Rating | Units | | | | | |
| Output Voltage Range | V _{CE} | | 5 to 50 | V | | | | | |
| Input Voltage | V _{IN} | | 20 | V | | | | | |
| Output Current | I _{OUT} | | -500 | mA | | | | | |
| Package Power Dissipation | P _D | See graph | _ | _ | | | | | |
| Operating Ambient Temperature | T _A | Range S | -20 to 85 | °C | | | | | |
| Maximum Junction Temperature | T _J (max) | | 150 | °C | | | | | |
| Storage Temperature | T _{stg} | | -55 to 150 | °C | | | | | |

One of Eight Drivers



Typical electrosensitive printer application



Pins 10 and 11 can float; other pins match discontinued 18-pin SOIC: 1 to 9 same, pins 12 to 20 match pins 10 to 18

ELECTRICAL CHARACTERISTICS^{1,2} at $T_A = +25$ °C (unless otherwise specified).

| Characteristic | Symbol | Test Conditions | Test Fig. | Min. | Тур. | Max. | Units |
|---|--|---|-----------|------|------|------|-------|
| Output Leakage Current ³ | I _{CEX} | V _{IN} = 0.4 V, V _S = 50 V | 1 | _ | _ | 20 | μA |
| Output Sustaining Voltage | V _{CE(SUS)} | I _{OUT} = -45 mA | | 35 | _ | _ | V |
| Collector-Emitter Saturation Voltage | V _{CE(SAT)} | V _{IN} = 2.4 V, I _{OUT} = -100 mA | 2 | _ | 1.6 | 1.8 | V |
| | | V _{IN} = 2.4 V, I _{OUT} = -225 mA | 2 | _ | 1.7 | 1.9 | V |
| | | V _{IN} = 2.4 V, I _{OUT} = -350 mA | 2 | _ | 1.8 | 2.0 | V |
| Input Current | I _{IN(ON)} | V _{IN} = 2.4 V | 3 | _ | 140 | 200 | μA |
| | | V _{IN} = 12 V | 3 | _ | 1.25 | 1.93 | mA |
| Output Source Current | I _{OUT} | V _{IN} = 2.4 V, V _{CE} = 2.0 V | 2 | -350 | _ | _ | mA |
| (Outputs Open) | | | | | | | |
| Supply Current Leakage | I _S | V _{IN} = 2.4 V*, V _S = 50 V | 4 | _ | _ | 10 | mA |
| Current | | | | | | | |
| Clamp Diode Current | I _R | V _R = 50 V, V _{IN} = 0.4 V* | 5 | _ | _ | 50 | μΑ |
| Clamp Diode Forward Voltage | Ve | I _E = 350 mA | 6 | _ | 1.5 | 2.0 | V |
| | i de la companya de l | | | 1.5 | | | |
| Turn-On Delay | t _{ON} | $0.5 E_{IN}$ to $0.5 E_{OUT}$, $R_L = 100\Omega$, $V_S = 35 V$ | | _ | 0.3 | 2.0 | μs |
| Turn-Off Delay4 | t _{OFF} | $0.5 E_{IN}$ to $0.5 E_{OUT}$, $R_L = 100\Omega$, $V_S = 35 V$, See Note | | _ | 2.0 | 10 | μs |

¹Negative current is defined as coming out of (sourcing) the specified device terminal.


 $^{^2}$ All unused inputs must be connected to ground. Pull-down resistors (approximately 10 k Ω) are recommended for inputs that are allowed to float while power is being applied to V_S .


³All inputs simultaneously.

⁴Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem pole configuration.

TEST FIGURES

Figure 1








Figure 4




Figure 5







Figure 6



Allowable peak collector current as a function of duty cycle





Input current as a function of input voltage

