

CMOS Analog Multiplexers/Demultiplexers

High-Voltage Types (20-Volt Rating)

XL4067 — Single 16-Channel Multiplexer/Demultiplexer XD4067 — Differential 8-Channel Multiplexer/Demultiplexer

XL4067 and XD4067 CMOS

analog multiplexers/demultiplexers are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. In addition, the ON resistance is relatively constant over the full input-signal range.

The XL4067 is a 16-channel multiplexer with four binary control inputs, A,B,C,D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

The XL4067 is a differential 8-channel multiplexer having three binary control inputs A, B, C, and an inhibit input. The inputs permit selection of one of eight pairs of switches.

A logic "1" present at the inhibit input turns all channels off.

The XL4067 and XD4067 types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

*When these devices are used as demultiplexers, the channel in/out terminals are the outputs and the common out/in terminals are the inputs.

Recommended Operating Conditions at TA = 25°C (Unless Otherwise Specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges. Values shown apply to all types except as noted.

Characteristic	Min.	Max.	Units
Supply-Voltage Range (T _A =Full Package- Temp. Range)	3	18	v
Multiplexer Switch Input Current Capability	1	25	mA
Output Load Resistance	100	-	Ω

NOTE:


In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART) No VDD current will flow through RL if the switch current flows into terminal 1 on the XL4067; terminals 1 and 17 on the XD4067.


Features:


- Low ON resistance: 125Ω (typ) over 15
 Vp-p signal-input range for VDD-VSS=15V
- High OFF resistance: channel leakage of ±10pA(typ)@VDD-VSS=10V
- Matched switch characteristics: RON=5Ω (typ) for VDD-VSS=15V
- Very low quiescent power disspation under all digital-control input and supply conditions: 0.2μW(typ)@VDD-VSS=10V
- Binary address decoding onn chip
- 5-V,10-V and 15-V parametric ratings
- 100% tested for quiescent current at 20V
- Standardized symmetrical output characteristics
- Maximum input current of 1µA at 18V over full package temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC tentative Standard NO.13B, "standard Specifications for Description of 'b' Series CMOS Devices"


Applications

- Analong and digital multiplexing and demultiplexing
- A/D and D/A conversion
- Signal gating









XL4067 TRUTH TABLE

A	В	С	D	Inh	Selected Channel
x	×	х	X O	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

Fig. 2-XD4067 functional diagram.

XD4067 TRUTH TABLE

A	В	c	Inh	Selected
x	х	X	1	None
0	0	0	0	0X, 0Y
1	0	0	0	1X, 1Y
0	1	0	0	2X, 2Y
1	1	0	0	3X, 3Y
0	0	1	0	4X, 4Y
1	0	1	0	5X, 5Y
0	1	1	0	6X, 6Y
1	1	1	0	7X, 7Y

ELECTRICAL CHARACTERISTICS

CHARAC TERISTIC		CONDITIONS		LIMI	TS AT I	NDICAT	ED TE	MPER	ATURE	s (°C)	Unit
	Vis	Vss	V _{DD}	-55	-40	+85	+125		+25		_
0100101 101	(V)	(V)	(V)		L			Min.	Тур.	Max.	
-	יוצוטי	Vis) AND OUT									
Quiescent			5	5	5	150	150		0.04	5	
Device Cur rent, IDD	_		10	10	10	300	300	-	0.04	10	μΑ
Max.	_		15	20	20	600	600	-	0.04	20	1
ON-state Re			20	100	100	3000	3000	-	0.08	100	\vdash
sistance							[
Vss≤		0	5	800	850	1200	1300	~	470	1050	
Vis≤VDD		0	10	310	330	520	550	-	180	400	Ω
ron Max.		0	15	200	210	300	320	-	125	240	
Change in											
on-state	1										
Resistance (Between		3									1
Any Two		0	5	-4		_ 1	-		15		1
Channels)		0	10	-	_	-	-	-	10	-	Ω
Δr_{on}		0	15	-	_	-		_	5	-	1
OFF Chan-									-		
nel Leak-										1	1
age Cur- rent: Any										1	
Channel											
OFF Max.											
or		0	18	±1	100*	±100	0*	-	±0.1	±100*	nΑ
All Chan-									ĺ		
nels OFF (Common									l		
OUT/IN)											i
Max.										1	
Capacitance:								_			-
Input, Cis	1 1			-	**	-	-	-	5	-	
Output,											1
Cos						. 3					
XL4067		-5	5	-	-	-	-		55	-	pF
XD4067		-5		_		I	-	-	35		pr
Feed-											
through,			1	-	-	~	- 1	-	0.2		
Cios		-	-		_			_	<u> </u>		
Propaga- tion Delay	.,	R _L = 200 KΩ	5	_	-	-	-	-	30	60	
Time (Sig-	V_{DD}	C _L =50 pF	10	-			-	-	15	30	ns
nal Input	л	t _r ,t _f =20 ns	15	-	-	-	-	_	10	20	
to Output										20	
CONTROL	(ADDI	RESS or INHIB	T) V _C								
Input Low		R _L =1 KΩ	5		1.5	1		Γ-	-	1.5	
Voltage,		to Voc	10		3			-	_	3	1
VIL Max.	=V _{DD}	115<2 µA	15	-				+		_	1
	thru	on all OFF			4			-	-	4	V
Input High	1 KΩ	Channels	5		3.5	_		3.5	-	-	
Voltage, VIH Min.			10		7			7	_	_	
. 114	1		15		11			11	_	-	1

^{*} Determined by minimum feasible leakage measurement for automatic testing.




Fig. 3—Typical ON resistance vs. input signal voltage (all types).




Fig. 4—Typical ON resistance vs. input signal voltage (all types)




Fig. 5—Typical ON resistance vs. input signal voltage (all types).




Fig. 6—Typical ON resistance vs. input signal voltage (all types).

ELECTRICAL CHARACTERISTICS (Cont'd)

CHARAC- TERISTIC	-	CONDITION	s	LIMITS AT INDICATED TEMPERATURES (°C)							
	Vis		V _{DD}	-55	-40	+85	+125	+25			1
	(V)	(V)	(V)					Min.	Тур.	Max.	1
Input Current, I _{IN} Max.	v _{IN} =	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА		
Propagation Delay Time: Address or	R _L -10 F 50 pF,	(Ω,C _L - t _r ,t _f =20 ns									
Inhibit-to-		0	5	-		140	-	-	325	650	
Signal OUT (Channel		0	10		_	-	-	-	135	270	ns
turning ON)		0	15	-	_	_	-	-	95	190	L.
Address or Inhibit-to-	RL=30 50pF,t _f	0Ω, CL= ,t _f =20 ns									
Signal OUT		0	5	1 -	-	'			220	440	
(Channel turning		0	10	-	-		-	_	90	180	ns
OFF)		0	15	-	-	-	-	-	65	130	
Input Capaci- tance, C _{IN}	Any Ad	ddress or Input		-	1	-	-	-	5	7.5	pF

TEST CIRCUITS




Fig. 7-OFF channel leakage current-any channel OFF.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C 500mW
For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (Ta)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tatg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max+265°C




Fig. 8—Input voltage—measure <2 μA on all OFF channels (e.g., channel 12).




Fig. 9-OFF channel leakage current-all channels OFF.

ELECTRICAL CHARACTERISTICS (Cont'd)

			TE	ST COND	TIONS			
CHARAC- TERISTIC	V _{is} (V)	(V)	R _L (KΩ)				VALUES	UNITS
Cutoff	5 °	10	1		19//			
(-3-dB) Frequency				Vos at Co	mmon OUT/IN	XL4067 XD4067	14	
Channel ON	20 lo	Vos ===	3 dB			20	MHz	
(Sine Wave Input)		Vis		Vos at An	y Channel		60	
Total	2.	5					0.3	
Harmonic	3.	10	10				0.2	
Distortion, THD	5 °	15					0.12	%
30000		k'Hz sine	wave					
-40-dB	5°	10	1					
Feedthrough		V		V at Co	mmon OUT/IN	20		
Frequency (All Channels	20 log	Vos	O dB			12	MHz	
OFF		Vis		Vos at An	y Channel	8	2002.000	
	5 °	10	1		- India Mari		2. 2.5.5.	
Signal Cross-				Between A	Any 2 Channels [▲]	1		
talk (Fre-	20.104	Vos_	0.40	Between	Measured on C	ommon	10	
quency at -40 dB)	$20 \log \frac{v_{os}}{v_{is}} = -40 dB$			Sections CD4097 Only	Measured on A Channel	ny	18	MHz
	-	10	10*					
Address-or- Inhibit-to- Signal Crosstalk	V _{SS} =0, t _r ,t _f =20 ns, V _C =V _{DD} -V _{SS} (Square Wave)						75	mV (Peak)







Fig. 10- Quiescent device current.


Peak-to-peak voltage symmetrical about $\frac{V_{DD}-V_{SS}}{2}$


- Worst case.
- Both ends of channel.

















Fig. 13- Channel ON resistance measurement circuit.

Fig. 14— Propagation de/ay waveform channel being turned ON (RL = 10 K Ω , CL = 50 pF).

Fig. 15- Propagation delay waveform, channel being turned OFF (R_L = 300 Ω , CL = 50 pF).




Fig. 17-XD4067logic diagram.




Fig. 18-24-to-1 MUX Addressing

SPECIAL CONSIDERATIONS


In applications where separate power sources are used to drive VDD and the signal inputs, the VDD current capability should exceed VDD/RL (RL=effective external load). This provision avoids permanent current flow or clamp action on the VDD supply when power is applied or removed from the XL4067 or XD4067.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also when a channel is turned on or off by an address input, there is a momentary conductive path from the channel to VSS, which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to VSS.


The amount of charge dumped is mostly a function of the signal level above VSS. Typically, at VDD-VSS=10 V, a 100-pF

capacitor connected to the input or output of the channel will lose 3-4% of its voltage at the moment the channel turns on or off. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than 1-2 µs. When the inhibit signal turns a channel off, there is no charge dumping to VSS. Rather, there is a slight rise in the channel voltage level (65 mV typ.) due to capacitive coupling from inhibit input to channel input or output. Address inputs also couple some voltage steps onto the channel signal levels.


In certain applications, the external load-resistor current may include both VDD and signal-line components. To avoid drawing VDD current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from RON values shown in ELECTRICAL CHARACTERISTICS CHART). No VDD current will flow through RL if the switch current flows into terminal 1 on the XL4067, terminals 1 and 17 on the XD4067.




Dimensions and pad layout for XL4067.




Dimensions and pad layout for XD4067.






DIM	PINS **	2	4	2	28	3	2	40		
		NARR	WIDE	NARR	WIDE	NARR	WIDE	NARR	WIDE	
"A"	MAX	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	0.624(15,85)	
A	MIN	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	0.590(14,99)	
"B"	MAX	1.265(32,13)	1.265(32,13)	1.465(37,21)	1.465(37,21)	1.668(42,37)	1.668(42,37)	2.068(52,53)	2.068(52,53)	
B	MIN	1.235(31,37)	1.235(31,37)	1.435(36,45)	1.435(36,45)	1.632(41,45)	1.632(41,45)	2.032(51,61)	2.032(51,61)	
	MAX	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	0.541(13,74)	0.598(15,19)	
"C"	MIN	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	0.514(13,06)	0.571(14,50)	

SSOP





DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	ď	v	w	y	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°