
# **Application Note: SY58873U**

**Boost PFC Regulator** 

## **General Description**

SY58873U is a single-stage Boost PFC Regulator. Constant  $t_{ON}$  operation is applied to achieve high PF and no multiplier is need. Quasi-Resonant switching is applied to achieve high efficiency and better EMI performance.

### **Ordering Information**



Ordering Number	Package type	Note
SY58873UFAC	SO8	

### **Features**

- Integrated 520V MOSFET
- Quasi-Resonant (QR) Mode to Achieve Low Switching Losses
- PF>0.95, THD<10%
- Output Over Voltage Protection
- Low BOM Cost
- RoHS Compliant and Halogen Free
- Compact Package: SO8

### **Applications**

- Adaptors
- Pre-stage for Two-stage AC/DC Converter
- LED Lighting

### **Typical Applications**





Figure 1. Typical application



## Pinout (top view)



**Top Mark: CAS** xyz (device code: CAS, x=year code, y=week code, z= lot number code)

Pin Name	Pin number	Pin Description
CS	1	Peak current limit set pin.
FB	2	Voltage feedback pin. Connect to a resistor divider to sense output voltage.
GND	3	Ground Pin.
VCC	4	Power supply pin.
LX	5-8	Internal HV MOSFET drain pin.

## **Block Diagram**




Fig.2 Simplified block diagram





### 



### **Electrical Characteristics**

( $V_{VCC}$ = 12V (Note 3),  $T_A$  = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section	•					
VCC Turn-on Threshold	V <sub>VCC_ON</sub>		12.9	13.9	14.9	V
VCC Turn-off Threshold	V <sub>VCC_OFF</sub>		6.6	7.3	8	V
VCC Shunt Voltage	V <sub>VCC_SHUNT</sub>	I <sub>VCC</sub> =2mA	13.7	14.65	15.6	V
Start up Current	$I_{ST}$	V <sub>VCC</sub> =12V	49	57	65	μA
Quiescent Current	$I_Q$		230	265	300	μA
CS pin Section						
CS Limit	V <sub>CS_LIMIT</sub>			550		mV
FB Pin Section						
Reference Voltage for Feedback	$V_{REF}$		1.211	1.229	1.247	V
Internal OVP Voltage Threshold	$V_{REF\_OVP}$		1.326	1.397	1.468	V
Driver Section						
Min ON Time	T <sub>ON_MIN</sub>			670		ns
Max ON Time	T <sub>ON_MAX</sub>			12.5		μs
Min OFF Time	T <sub>OFF_MIN</sub>			2		μs
Max OFF Time	T <sub>OFF_MAX</sub>			54		μs
Integrated MOSFET Section						
BV of HV MOSFET	V <sub>BV</sub>		520			V
Rdson of HV MOSFET	R <sub>DSON</sub>			4.4	5.5	Ω
Thermal Section						
Thermal Shut Down Temperature	$T_{SD}$			160		°C

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25$ °C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 20z copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VCC pin voltage gradually higher than  $V_{VCC\_ON}$  voltage then turn down to 12V.



### **Operation**

SY58873U is a constant voltage boost PFC regulator targeting at Pre-stage for Two-stage AC/DC Converter.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at valley of drain voltage.

SY58873U provides reliable protections such as Over Voltage Protection (OVP), Over Temperature Protection (OTP), etc.

SY58873U is available with SO8 package.

## **Applications Information**

#### Start up

After AC power or DC BUS is powered on, the capacitor  $C_{VCC}$  across VCC and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VCC}$  rises up to  $V_{VCC\_ON}$ , the internal blocks start to work. Then IC can be supplied at every switching cycle. The supply current is balanced with IC consumption current to maintain  $V_{VCC}$  above  $V_{VCC\_OFF}$ .

The whole start up procedure is divided into two sections shown below.  $t_{STC}$  is the  $C_{VCC}$  charged up section, and  $t_{STO}$  is the time  $V_{VCC}$  continue rising and clamped at  $V_{VCC\_Shunt}$ .




Fig.3 Start up

The start up resistor  $R_{\text{ST}}$  and  $C_{\text{VCC}}$  are designed by rules below:

(a) Preset start-up resistor  $R_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$ .

$$R_{ST} < \frac{V_{BUS}}{I_{ST}}$$

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VCC}$  to obtain an ideal start up time  $t_{ST}$ .

$$C_{VCC} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VCC-ON}}$$

Proprietary self-bias technique allows  $C_{VCC}$  to be charged every switching cycle. There is no need to add auxiliary winding for power supply.  $C_{VCC}$  can be chosen with small value and small package to save cost.

#### Shut down

After AC power or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When power supply for IC is not enough,  $V_{VCC}$  will drop down. Once  $V_{VCC}$  is below  $V_{VCC\_OFF}$ , the IC will stop working.

#### **Quasi-resonant Operation**

QR mode operation provides low turn-on switching losses in MOSFET.




Fig.4 QR mode

When the voltage across drain and source of the MOSFET is at voltage valley, the MOSFET would be turned on.

#### **Boost Output Voltage Regulation**

SY58873U regulates the boost output voltage using a internal transconductance error amplifier (GM). The inverting terminal of the GM is pinned out to FB, the non-inverting terminal is connected to an internal 1.225V voltage reference, and the GM output is pinned out to CS.




Fig.5 simplified output voltage feedback circuit



A resistor divider ( $R_{UP}$  and  $R_{DOWN}$ ) scales down the boost output voltage ( $V_{OUT}$ ) and connects to the FB pin. If the output voltage is less than the regulation, then the control voltage ( $V_{CS}$ ) increases the on time of the driver, which increases the power transferring from the input to the output. If  $V_{OUT}$  is higher than the regulation, the  $V_{COMP}$  decreases the on time to limit the power transferring.

$$V_{OUT} = V_{REF} \times \frac{R_{UP} + R_{DOWN}}{R_{DOWN}}$$

#### Over Voltage Protection (OVP)

Because of the extremely low bandwidth of PFC's voltage loop, there is a risk of overshoots at output side during startup, load steps, and line steps. For reliable operation, the over voltage protection (OVP) is necessary to prevent output voltage from exceeding the ratings of the PFC stage components.

SY58873U detects the over voltage condition and disables the driver until Vout decreases to a safe level, which ensures that Vout is within the PFC stage component ratings. An internal comparator connected to the FB pin provides the OVP protection.

$$V_{OUT\_OVP} = V_{REF\_OVP} \times \frac{R_{UP} + R_{DOWN}}{R_{DOWN}}$$

Where V<sub>REF OVP</sub> is the Internal OVP voltage threshold.

#### **Over Temperature Protection (OTP)**

SY58873U has over temperature protection. When the junction temperature rises up over  $T_{SD}$ , the IC stops switching.

## **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is minimum voltage input and full load output, the semiconductor devices suffer the maximum current stress.

$$\begin{split} I_{L\_{PK\_MAX}} &= \frac{\sqrt{2} \times 2 \times P_{OUT}}{\eta \times V_{AC\_MIN}} \\ I_{MOS\_{PK\_MAX}} &= I_{D\_{PK\_MAX}} = I_{L\_{PK\_MAX}} \\ I_{L\_{RMS\_MAX}} &= \frac{2 \times P_{OUT}}{\sqrt{3} \times \eta \times V_{AC\_MIN}} \end{split}$$

$$\begin{split} I_{MOS\_RMS\_MAX} &= \frac{2}{\sqrt{3}} \times \frac{P_{OUT}}{\eta \times V_{AC\_MIN}} \times \sqrt{1 - (\frac{\sqrt{2} \times 8 \times V_{AC\_MIN}}{3 \times \pi \times V_{OUT}})} \\ I_{D\_RMS\_MAX} &= \frac{4}{3} \times \frac{P_{OUT}}{\eta \times \sqrt{V_{AC\_MIN} \times V_{OUT}}} \times \sqrt{\frac{2 \times \sqrt{2}}{\pi}} \\ I_{D\_AVG} &= I_{OUT} = \frac{P_{OUT}}{V_{OUT}} \end{split}$$

Where  $I_{L\text{-PK-MAX}}$  and  $I_{L\text{-RMS-MAX}}$  are maximum inductor peak current and RMS current ,  $P_{OUT}$  is the output power ,  $V_{OUT}$  is the output voltage ,  $V_{AC\_MIN}$  is the minimum input AC voltage ,  $\eta$  is the estimated efficiency.

#### Inductor (L)




Fig.6 switching waveforms

The design flow is shown as below:

- (a) Preset frequency fs
- **(b)** Compute relative  $t_S$ ,  $t_1$

$$t_{S} = \frac{1}{f_{S}}$$

$$t_{1} = \frac{V_{OUT} - \sqrt{2} \times V_{AC}}{V_{OUT}} \times t_{S}$$

(c) Compute the peak current of inductor

$$I_{L_{-}PK} = \frac{\sqrt{2} \times 2 \times P_{OUT}}{\eta \times V_{AC}}$$

(d)Design inductance L

$$L_{M} = \frac{\sqrt{2} \times V_{AC\_RMS} \times t_{1}}{I_{I\_PK}}$$



#### Inductor Design (N)

Necessary parameters:		
inductance	L	
CS limit	V <sub>CS_LIMIT</sub>	

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area  $A_{\text{e.}}\,$
- (b) Preset the maximum magnetic flux  $\Delta B$

$$\Delta B = 0.3 \sim 0.35T$$

(c) Compute current limit resistor R<sub>S</sub>

$$R_S = \frac{V_{CS\_LIMIT}}{I_{L\_PK\_MAX}}$$

(d)Compute primary turn N<sub>P</sub>

$$N = \frac{L_M \times I_{L\_PK\_MAX}}{\Delta B \times A_{\rho}}$$

(e) Select an appropriate wire diameter

With I<sub>L-RMS-MAX</sub> select appropriate wire to make sure the current density ranges from 4A/mm<sup>2</sup> to 10A/mm<sup>2</sup>.

(f) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the inductor until the ideal inductor is achieved.

#### **Output Capacitor Cout**


Preset the output voltage ripple  $\Delta V_{\text{OUT}},\,C_{\text{OUT}}$  is induced by


$$C_{OUT} = \frac{P_{OUT}}{2 \times \pi \times f_{AC} \times \Delta V_{OUT} \times V_{OUT}}$$


Where  $P_{OUT}$  is the rated output power,  $f_{AC}$  is the AC line frequency,  $\Delta V_{OUT}$  is the demanded voltage ripple.



## SO8 Package outline & PCB layout design








**Recommended Pad Layout** (Reference only)

Notes: All dimension in millimeter and exclude mold flash & metal burr.




# **Taping & Reel Specification**

## 1. Taping orientation for packages (SO8)



Feeding direction -----

## 2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500



# **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

I lease make sure that	you have the fatest fevil	evision.		
Date	Revision	Change		
April 12, 2019	Revision 0.9	Initial Release		



#### IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2019 Silergy Corp.

All Rights Reserved.