

TPS22916xx 1-V – 5.5-V, 2-A, 60-mΩ Ultra-Low Leakage Load Switch

1 Features

- Input Operating Voltage Range (V_{IN}): 1 V–5.5 V
- Maximum Continuous Current (I_{MAX}): 2 A
- ON-Resistance (R_{ON}):
 - $-5 V_{IN} = 60 \text{ m}\Omega \text{ (typ)}, 100 \text{ m}\Omega \text{ (85°C max)}$
 - 1.8 V_{IN} = 100 m Ω (typ), 150 m Ω (85°C max)
 - $1 V_{IN} = 200 \text{ m}\Omega \text{ (typ)}, 325 \text{ m}\Omega \text{ (85°C max)}$
- Ultra-Low Power Consumption:
 - ON State (I_Q): 0.5 μA (typ), 1 μA (max)
 - OFF State (I_{SD}): 10 nA (typ), 100 nA (max)
 - TPS22916CL (I_{SD}): 100 nA (typ), 300 nA (max)
- Smart ON Pin Pull Down (R_{PD}):
 - − ON ≥ V_{IH} (I_{ON}): 10 nA (max)
 - − ON ≤ V_{IL} (R_{PD}): 750 kΩ (typ)
- Slow Timing in C Version Limits Inrush Current:
 - 5-V Turnon time (t_{ON}): 1400 µs at 5 mV/µs
 - 1.8-V Turnon time (t_{ON}): 3000 µs at 1 mV/µs
 - 1-V Turnon time (t_{ON}): 6500 μs at 0.3 mV/μs
- Fast Timing in B Version Reduces Wait Time:
 - 5-V Turnon time (t_{ON}): 115 µs at 57 mV/µs
 - 1.8-V Turnon time (t_{ON}): 250 μs at 12 mV/μs
 - 1-V Turnon time (t_{ON}): 510 μs at 3.3 mV/μs
- Always-ON True Reverse Current Blocking (RCB):
 - Activation Current (I_{RCB}): –500 mA (typ)
 - Reverse Leakage (I_{IN,RCB}): –300 nA (max)
- Quick Output Discharge (QOD): 150 Ω (typ) (N version has no QOD)
- Active Low Enable Option (L Version)

2 Applications

- Wearables
- Smartphones
- Tablets
- Portable Speakers

3 Description

The TPS22916xx is a small, single channel load switch using a low leakage P-Channel MOSFET for minimum power loss. Advanced gate control design supports operating voltages as low as 1 V with minimal increase in ON-Resistance and power loss.

Multiple timing options are available to support various system loading conditions. For heavy capacitive loads, the slow turnon timing in the C version minimizes the inrush current. In cases with light capacitive loads, the fast timing in the B version reduces required wait time.

The switch ON state is controlled by a digital input that is capable of interfacing directly with low-voltage control signals. Both Active High and Active Low (L) versions are available. When power is first applied, a Smart Pull Down is used to keep the ON pin from floating until system sequencing is complete. Once the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pull Down is disconnected to prevent unnecessary power loss.

The TPS22916xx is available in a small, space saving 0.78 mm × 0.78 mm, 0.4-mm pitch, 0.5-mm height 4-pin Wafer-Chip-Scale (WCSP) package (YFP). The device is characterized for operation over a temperature range of -40° C to $+85^{\circ}$ C.


Device	Information	(1)
--------	-------------	-----

PART NUMBER PACKAGE		BODY SIZE (NOM)		
TPS22916xx	WCSP (4)	0.78 mm × 0.78 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Device Comparison Table

VERSION	TIMING	QOD	ENABLE (ON)			
TPS22916B	Fast	Yes	Active High			
TPS22916C	Slow	Yes	Active High			
TPS22916CN	Slow	No	Active High			
TPS22916CL	Slow	Yes	Active Low			



Copyright © 2017, Texas Instruments Incorporated

Simplified Schematic



Table of Contents

1 Features	1
2 Applications	
3 Description	1
4 Revision History	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics	<mark>5</mark>
6.6 Switching Characteristics	<mark>6</mark>
6.7 Typical Characteristics	<mark>8</mark>
7 Parameter Measurement Information	15
8 Detailed Description	16
8.1 Overview	1 <u>6</u>
8.2 Functional Block Diagram	16
8.3 Feature Description	16

8.4 Device Functional Modes	.17
9 Application and Implementation	. 18
9.1 Application Information	
10 Power Supply Recommendations	
11 Layout	.20
11.1 Layout Guidelines	
11.2 Layout Example	
11.3 Thermal Considerations	
12 Device and Documentation Support	.21
12.1 Documentation Support	. 21
12.2 Receiving Notification of Documentation Updates.	.21
12.3 Support Resources	. 21
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	.21
12.6 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	.21
13.1 Package Option Addendum	
0	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (October 2019) to Revision E (September 2020)	Page
Updated the numbering format for tables, figures and cross-references throughout the	e document1
Changes from Revision C (October 2018) to Revision D (October 2019)	Page
Changed package dimensions from 0.74 mm x 0.74 mm to 0.78 mm x 0.78 mm	1
Changes from Revision B (December 2017) to Revision C (October 2018)	Page
Changed Package Drawing Dimensions	21
Changes from Revision A (September 2017) to Revision B (December 2017)	Page
Changed Pinout drawing labeled Laser Marking	1
Changes from Revision * (July 2017) to Revision A (September 2017)	Page
Changed device document from Advanced Info to Production Data	1



5 Pin Configuration and Functions




Figure 5-1. YFP Package 4-Pin WSON Laser Marking View




Figure 5-2. YFP Package 4-Pin WSON Bump View

TPS22916xx Pin Functions

PIN		ТҮРЕ	DESCRIPTION
NO.	NAME	TIFE	DESCRIPTION
A1	VOUT	Power	Switch output
A2	VIN	Power	Switch input
B1	GND	Ground	Device ground
B2	ON	Digital input	Device enable



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V _{ON}	Enable voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		2	А
I _{PLS}	Maximum pulsed switch current, pulse < 300-µs, 2% duty cycle		2.5	А
T _{J,MAX}	Maximum junction temperature		125	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Maximum Lead temperature (10-s soldering time)		300	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage	1	5.5	V
V _{OUT}	Output voltage	0	5.5	V
VIH	High-level input voltage, ON	1	5.5	V
VIL	Low-level input voltage, ON	0	0.35	V
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

	Thermal Parameters ⁽¹⁾	YFP (WCSP)	UNIT
		4 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	193	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	2.3	°C/W
θ_{JB}	Junction-to-board thermal resistance	36	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	12	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	36	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies for all variants over the entire recommended power supply voltage range of 1 V to 5.5 V unless noted otherwise. Typical Values are at 25°C.

	PARAMETER	TEST C	ONDITIONS	TJ	MIN TYP	MAX	UNIT
INPUT SU	JPPLY (VIN)						
I _{Q,VIN}	VIN Quiescent current	Enabled, V _{OUT} = Op	ben	–40°C to +85°C	0.5	1.0	μA
I _{SD,VIN}	V _{IN} Shutdown current	Disabled, V _{OUT} = G (TPS22916B/C/CN)		–40°C to +85°C	10	100	nA
		Disabled, V _{OUT} = G	ND (TPS22916CL)	–40°C to +85°C	100	300	nA
ON-RESI (R _{ON})	STANCE	1			<u> </u>		
(150N)				25°C	60	80	
			V _{IN} = 5 V	–40°C to +85°C		100	
				–40°C to +105°C		120	
				25°C	70	90	
			V _{IN} = 3.6 V	–40°C to +85°C		120	
				–40°C to +105°C		140	
				25°C	100	125	
R _{ON}	ON-Resistance	I _{OUT} = 200 mA	V _{IN} = 1.8 V	–40°C to +85°C		150	mΩ
0.1				–40°C to +105°C		175	
			V _{IN} = 1.2 V	25°C	150	200	
				–40°C to +85°C		250	
				–40°C to +105°C		300	
				25°C	200	275	
			V _{IN} = 1 V	–40°C to +85°C		325	
				–40°C to +105°C		375	
ENABLE	PIN (ON)						
I _{ON}	ON Pin leakage	Enabled		–40°C to +85°C	-10	10	nA
R _{PD}	Smart Pull Down Resistance	Disabled		–40°C to +85°C	750		kΩ
REVERSI (RCB)	E CURRENT BLOCKING	1					
I _{RCB}	RCB Activation Current	Enabled, V _{OUT} > V _{II}	N	–40°C to +85°C	-500		mA
t _{RCB}	RCB Activation time	Enabled, V _{OUT} > V _{II}	_v + 200mV	–40°C to +85°C	10		μs
V _{RCB}	RCB Release Voltage	Enabled, V _{OUT} > V _{II}	٨	–40°C to +85°C	25		mV
I _{IN,RCB}	VIN Reverse Leakage Current	$0 V \le V_{IN} + V_{RCB} \le V_{IN}$	/ _{OUT} ≤ 5.5 V	-40°C to +85°C	-300		nA
QUICK O (QOD)	UTPUT DISCHARGE	1			1		
QOD ⁽¹⁾	Output discharge resistance	Disabled (Not in TP	S22916CN)	–40°C to +85°C	150		Ω

(1) For more information on which devices include quick output discharge, see the *Device Functional Modes* section.



6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supply voltage range of 1 V to 5.5 V at 25°C with a load of $C_L = 0.1 \mu$ F, $R_L = 10 \Omega$.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
TPS22916	В			I	
		V _{IN} = 5 V	115		
		V _{IN} = 3.6 V	140		
t _{ON}	Turn On Time	V _{IN} = 1.8 V	250		μs
		V _{IN} = 1.2 V	350		
		V _{IN} = 1 V	510		
t _{RISE}		V _{IN} = 5 V	70		
		V _{IN} = 3.6 V	80		
	Rise Time	V _{IN} = 1.8 V	130		μs
		V _{IN} = 1.2 V	190		
		V _{IN} = 1 V	240		
		V _{IN} = 5 V	57		
		V _{IN} = 3.6 V	36		
SR _{ON}	Slew Rate	V _{IN} = 1.8 V	12		mV/µs
		V _{IN} = 1.2 V	5.1		
		V _{IN} = 1 V	3.3		
		V _{IN} = 5 V	5		
		V _{IN} = 3.6 V	5		
t _{OFF}	Turn Off Time	V _{IN} = 1.8 V	10		μs
		V _{IN} = 1.2 V	15		
		V _{IN} = 1 V	25		
		$C_L = 0.1 \ \mu F, R_L = 10 \ \Omega^{(1)}$	2.3		
t _{FALL}	Fall Time	$C_L = 1\mu F, R_L = Open^{(1)}$	315		μs

6.6 Switching Characteristics (continued)

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supply voltage range of 1 V to 5.5 V at 25°C with a load of $C_L = 0.1 \mu$ F, $R_L = 10\Omega$.

	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT		
TPS22916	C, TPS22916CN, TPS22916CL	I				
		V _{IN} = 5 V	1400			
				V _{IN} = 3.6 V	1700	
t _{ON}	Turn On Time	V _{IN} = 1.8 V	3000	μs		
		V _{IN} = 1.2 V	5000			
		V _{IN} = 1 V	6500			
		V _{IN} = 5 V	800			
		V _{IN} = 3.6 V	900			
t _{RISE}	Rise Time	V _{IN} = 1.8 V	1400	μs		
		V _{IN} = 1.2 V	2300			
		V _{IN} = 1 V	3000			
		V _{IN} = 5 V	5			
				V _{IN} = 3.6 V	3.2	
SR _{ON}	Slew Rate	V _{IN} = 1.8 V	1	mV/μs		
		V _{IN} = 1.2 V	0.4			
		V _{IN} = 1 V	0.3			
		V _{IN} = 5 V	5			
		V _{IN} = 3.6 V	5			
t _{OFF}	Turn Off Time	V _{IN} = 1.8 V	10	μs		
		V _{IN} = 1.2 V	15			
		V _{IN} = 1 V	25			
+	Fall Time ⁽²⁾	$C_L = 0.1 \ \mu\text{F}, \ R_L = 10 \ \Omega^{(1)}$	2.3			
t _{FALL}		$CL = 10\mu F, RL = Open^{(1)}$	3150	— μs		

(1) See the *Fall Time* (*t_{FALL}*) and *Quick Output Discharge* (*QOD*) section for information on how R_L and C_L affect Fall Time.


(2) Devices without Quick Output Discharge (QOD) may not discharge completely.




6.7 Typical Characteristics

6.7.1 Typical Electrical Characteristics

The typical characteristics curves in this section apply to all devices unless otherwise noted.








TPS22916 SLVSDO5E – JULY 2017 – REVISED SEPTEMBER 2020




6.7.2 Typical Switching Characteristics

The typical data in this section apply to all devices at 25°C unless otherwise noted.






TPS22916 SLVSD05E – JULY 2017 – REVISED SEPTEMBER 2020




TPS22916 SLVSDO5E – JULY 2017 – REVISED SEPTEMBER 2020











TPS22916 SLVSD05E – JULY 2017 – REVISED SEPTEMBER 2020







7 Parameter Measurement Information








8 Detailed Description

8.1 Overview

This family of devices are single channel, 2-A load switches in ultra-small, space saving 4-pin WCSP package. These devices implement a low resistance P-channel MOSFET with a controlled rise time for applications that need to limit inrush current.

These devices are designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and BOM count.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, 3.3-V, or 5.5-V GPIO.

8.3.2 Fall Time (t_{FALL}) and Quick Output Discharge (QOD)

The TPS22916B/C/CL include a Quick Output Discharge feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of QOD and prevents the output from floating while the switch is disabled.

As load capacitance and load resistance increase: t_{FALL} increases. The larger the load resistance or load capacitance is, the longer it takes to discharge the capacitor, resulting in a longer fall time.



The output fall time is determined by how quickly the load capacitance is discharged and can be found using Equation 1.

$$t_{FALL} = -(R_{DIS}) \times C_L \times \ln(V_{10\%}/V_{90\%})$$
(1)

Where

- V_{10%} is 10% of the initial output voltage
- V_{90%} is 90% of the initial output voltage
- R_{DIS} is the result of the QOD resistance in parallel with the Load Resistance R_L
- C_L is the load capacitance

With the Quick Output Discharge feature, the QOD resistance is in parallel with R_L . This provides a lower total load resistance as seen from the load capacitance which discharges the capacitance faster resulting in a smaller t_{FALL} .

8.3.3 Full-Time Reverse Current Blocking

In a scenario where the device is enabled and V_{OUT} is greater than V_{IN} there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold (I_{RCB}) is exceeded, the switch is disabled within t_{RCB} . The Switch will remain off and block reverse current as long as the reverse voltage condition exists. Once V_{OUT} has dropped below the V_{RCB} release threshold the TPS22916xx will turn back on with slew rate control.

8.4 Device Functional Modes

Table 8-1 describes the state for each variant as determined by the ON pin

Table 8-1. Device Function Table						

ON	TPS22916B	TPS22916C	TPS22916CN	TPS22916CL
≤ V _{IL}	Disabled	Disabled	Disabled	Enabled
≥ V _{IH}	Enabled	Enabled	Enabled	Disabled

Table 8-2 shows when QOD is active for each variant.

Table 8-2. QOD Function Table

Device	TPS22916B	TPS22916C	TPS22916CN	TPS22916CL
Enabled	No	No	No	No
Disabled	Yes	Yes	No	Yes

Table 8-3 shows when the ON Pin Smart Pull Down is active.

V _{ON}	Pull Down
≤ V _{IL}	Connected
≥ V _{IH}	Disconnected



9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device.

9.1.1 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 9-1. Typical Application

9.1.1.1 Design Requirements

For this design example, below, use the input parameters shown in Table 9-1.

Design Parameter	Example Value
Input Voltage (V _{IN})	3.6 V
Load Capacitance (CL)	47 μF
Maximum Inrush Current (I _{RUSH})	300 mA

9.1.1.2 Detailed Design Procedure

9.1.1.2.1 Maximum Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to VIN voltage. This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

$I_{RUSH} = C_L \times SR_{ON}$	(2)
$I_{RUSH} = 47 \ \mu F \times 3.2 \ mV/\mu s$	(3)
I _{RUSH} = 150 mA	(4)

The TPS22916x offers multiple rise time options to control the inrush current during turn-on. The appropriate device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. In this case, the TPS22916C provides a slew rate slow enough to limit the inrush current to the desired amount.



9.1.1.3 Application Curve




Figure 9-2. Inrush Current

10 Power Supply Recommendations

The device is designed to operate with a VIN range of 1 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C_{IN}) of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.



11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

11.2 Layout Example

Equation 3 shows an example for these devices. Notice the connection to system ground between the V_{OUT} Bypass Capacitor ground and the GND pin of the load switch, this creates a ground barrier which helps to reduce the ground noise seen by the device.




Figure 11-1. TPS22916xx Layout

11.3 Thermal Considerations

The maximum IC junction temperature must be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 5 as a guideline:

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta},\mathsf{JA}}}$$

Where,

P_{D(max)} = maximum allowable power dissipation

 $T_{J(max)}$ = maximum allowable junction temperature

 T_A = ambient temperature for the device

 θ_{JA} = junction to air thermal impedance. See the *Thermal Information* section.

(5)



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

TPS22916 Load Switch Evaluation Module

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.


13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

13.1 Package Option Addendum




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Pocket Quadrants												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22916BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CLYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CLYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CNYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CNYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22916BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CLYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916CLYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CNYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916CNYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0


YFP0004



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.






YFP0004

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).






EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



YFP0004



10-Dec-2020

PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLy	(2)	(6)	(3)		(4/5)	
TPS22916BYFPR	ACTIVE	DSBGA	YFP	4	3000	RoHS & Green	SAC396 SNAGCU	Level-1-260C-UNLIM	-40 to 85	(BA, R)	Samples
TPS22916BYFPT	ACTIVE	DSBGA	YFP	4	250	RoHS & Green	SAC396 SNAGCU	Level-1-260C-UNLIM	-40 to 85	(BA, R)	Samples
TPS22916CLYFPR	ACTIVE	DSBGA	YFP	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	B9	Samples
TPS22916CLYFPT	ACTIVE	DSBGA	YFP	4	250	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	B9	Samples
TPS22916CNYFPR	ACTIVE	DSBGA	YFP	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	B8	Samples
TPS22916CNYFPT	ACTIVE	DSBGA	YFP	4	250	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	B8	Samples
TPS22916CYFPR	ACTIVE	DSBGA	YFP	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	B7	Samples
TPS22916CYFPT	ACTIVE	DSBGA	YFP	4	250	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	B7	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated