











TLV2186 SBOS947A – JULY 2019 – REVISED JUNE 2020

TLV2186 Precision, Rail-to-Rail Input and Output, 24-V, Zero-Drift Operational Amplifier

1 Features

· High precision:

Offset drift: 0.1 μV/°C

Low offset voltage: 10 μV

Low quiescent current: 90 μA

Excellent dynamic performance:

- Gain bandwidth: 750 kHz

- Slew rate: 0.35 V/µs

· Robust design:

- RFI/EMI filtered inputs

Rail-to-rail input/output

Supply range: 4.5 V to 24 V

2 Applications

- · PC PSU and game console unit
- Merchant DC/DC
- Flow transmitter
- · Pressure transmitter
- Merchant battery charger
- · Electricity meter

3 Description

The TLV2186 is a low-power, 24-V, rail-to-rail input and output zero-drift operational amplifier (op amp). The TLV2186 features only 10 μ V of offset voltage (typical) and 0.1 μ V/°C of offset voltage drift over temperature (typical). This device is a great choice for precision instrumentation, signal measurement, and active filtering applications.

Low quiescent current consumption (90 μ A) makes the TLV2186 an excellent option for power-sensitive applications, such as battery-powered instrumentation and portable systems.

Moreover, the high common-mode architecture along with low offset voltage allows for high-side current shunt monitoring at the positive rail. This device also provides robust ESD protection during shipment, handling, and assembly.


The device is specified for operation from -40°C to +125°C. The TLV2186 is offered in WSON-8 and SO-8 packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TI V2496	SOIC (8)	4.90 mm × 3.90 mm
TLV2186	WSON (8)	2.00 mm x 2.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

High-Side Current Shunt Monitor Application



Vos vs Input Common Mode Voltage






Table of Contents


1	Features 1	8	Application and Implementation	20
2	Applications 1		8.1 Application Information	20
3	Description 1		8.2 Typical Applications	22
4	Revision History2	9	Power Supply Recommendations	28
5	Pin Configuration and Functions3	10	Layout	28
6	Specifications4		10.1 Layout Guidelines	28
-	6.1 Absolute Maximum Ratings		10.2 Layout Example	29
	6.2 ESD Ratings	11	Device and Documentation Support	30
	6.3 Recommended Operating Conditions4		11.1 Device Support	30
	6.4 Thermal Information		11.2 Documentation Support	30
	6.5 Electrical Characteristics5		11.3 Receiving Notification of Documentation Update	es 3°
	6.6 Typical Characteristics		11.4 Support Resources	3
7	Detailed Description		11.5 Trademarks	3
	7.1 Overview 14		11.6 Electrostatic Discharge Caution	3
	7.2 Functional Block Diagram 14		11.7 Glossary	3
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes 19		Information	3

4 Revision History


Changes from Original (July 2019) to Revision A						
•	Added DSG (WSON-8) package to and associated content to data sheet					



5 Pin Configuration and Functions



DSG Package 8-Pin WSON With Exposed Thermal Pad Top View



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
-IN A	2	1	Inverting input channel A		
+IN A	3	1	Noninverting input channel A		
–IN B	6	1	Inverting input channel B		
+IN B	5	1	Noninverting input channel B		
OUT A	1	0	Output channel A		
OUT B	7	0	Output channel B		
V-	4	_	Negative supply		
V+	8	_	Positive supply		
Thermal Pad	_	_	Exposed thermal die pad on underside; connect thermal die pad to V		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
Vs	Supply volt	age, $V_S = (V+) - (V-)$		26	V
	Input	Common-mode	(V-) -0.5	(V+) + 0.5	M
	voltage	Differential	(V+)	V	
	Output sho	rt-circuit (2)	Continuous		
TJ	Operating j	unction temperature	-40	150	°C
T _{stg}	Storage ter	mperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under Recommended OperatingConditions. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

(2) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	4000	V	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	1500	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safemanufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _S Supply Voltage	Single supply	4.5	24		
		Dual supply	±2.25	±12	V
T _A	Specified temp	perature	-40	125	°C

6.4 Thermal Information

		TL	TLV2186			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DSG (WSON)	UNIT		
		8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	129.4	70.2	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.6	86.2	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	72.8	36.8	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	20.8	2.9	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	72.0	36.8	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	13.3	°C/W		

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safemanufacturing with a standard ESD control process.



6.5 Electrical Characteristics

at $T_A = 25$ °C, $V_S = \pm 2.25$ V to ± 12 V, $R_L = 10$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)

$ \begin{array}{c} \text{Common-mode rejection ratio} \\ \text{Common-mode rejection ratio} \end{array} \begin{array}{c} (V-) - 0.1 < V_{\text{CM}} < (V+) + 0.1 \ V, \\ T_{\text{A}} = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \end{array} & \begin{array}{c} V_{\text{S}} = \pm 2.25 \ V \\ V_{\text{S}} = \pm 12 \ V \end{array} & \begin{array}{c} 108 \\ 110 \\ 134 \\ \hline V_{\text{S}} = \pm 12 \ V \end{array} & \begin{array}{c} 106 \\ 114 \\ 106 \\ 120 \\ \hline \end{array} \\ \text{FREQUENCY RESPONSE} \\ \\ \text{GBW} \hspace{0.2cm} \begin{array}{c} \text{Gain-bandwidth product} \\ \text{SR} \hspace{0.2cm} \begin{array}{c} \text{Slew rate} \\ \text{Settling time} \\ \text{Overload recovery time} \end{array} & \begin{array}{c} 1-V \text{ step, G} = 1 \\ \text{Overload recovery time} \end{array} & \begin{array}{c} 750 \\ V_{\text{N}} \times \text{gain} > V_{\text{S}} \end{array} & \begin{array}{c} 100 \ \text{INPUT CAPACITANCE} \\ \hline \\ \text{Z}_{\text{ICM}} \end{array} & \begin{array}{c} \text{Differential} \\ \text{Common-mode} \end{array} & \begin{array}{c} 100 \ \text{IS} \\ \text{OPEN-LOOP GAIN} \end{array} \\ \begin{array}{c} (V-) + 0.3 \ V < V_{\text{O}} < (V+) - \\ 0.3 \ V, \ R_{\text{L}} = 10 \ \text{k}\Omega \end{array} & \begin{array}{c} 120 \\ 134 \\ -40^{\circ}\text{C to} + 125^{\circ}\text{C} \end{array} & \begin{array}{c} 120 \\ 134 \\ -40^{\circ}\text{C to} + 125^{\circ}\text{C} \end{array} \end{array}$	±250 ±1.0 ±1 0.6 0.6 5 1.2 1.2	μV μV/°C μV/V
Input offset voltage drift	±1.0 ±1 0.6 0.6 5 1.2	μV/°C μV/V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.6 0.6 5 1.2	μV/°C μV/V
NPUT BIAS CURRENT Input offset current Input voltage noise Input voltage Input voltag	0.6 0.6 5 1.2	
Input bias current The properties of the pr	0.6 5 1.2 1.2	nA
$I_{B} \ \ \ \ \ \ \ \ \ \ \ \ \ $	0.6 5 1.2 1.2	nA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5 1.2 1.2	nA
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	1.2 1.2	
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	1.2	
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	2	nA
$\begin{array}{ c c c c } & \text{Input voltage noise} & f = 0.1 \text{Hz to } 10 \text{Hz} \\ \text{e}_{N} & \text{Input voltage noise density} & f = 1 \text{kHz} \\ \text{input current noise} & f = 1 \text{kHz} \\ \text{input current noise} & f = 1 \text{kHz} \\ \text{Input current noise} & f = 1 \text{kHz} \\ Input current nois$		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		nV_{RMS}
$ \begin{array}{ c c c c } \hline \textbf{INPUT VOLTAGE} \\ \hline V_{CM} & Common-mode voltage \\ \hline CMRR & Common-mode rejection ratio & (V-) - 0.1 < V_{CM} < (V+) + 0.1 V, \\ \hline T_A = -40^{\circ}C \ to +125^{\circ}C & V_S = \pm 2.25 \ V & 108 & 126 \\ \hline (V-) - 0.1 < V_{CM} < (V+) + 0.1 V, \\ \hline T_A = -40^{\circ}C \ to +125^{\circ}C & V_S = \pm 12 \ V & 110 & 134 \\ \hline (V-) - 0.1 < V_{CM} < (V+) + 0.1 V, \\ \hline T_A = -40^{\circ}C \ to +125^{\circ}C & V_S = \pm 12 \ V & 106 & 114 \\ \hline V_S = \pm 12 \ V & 106 & 120 \\ \hline \hline \textbf{FREQUENCY RESPONSE} \\ \hline \textbf{GBW} & Gain-bandwidth product} & 750 \\ \hline \textbf{SR} & Slew rate & 1-V \ step, G = 1 & 7.5 \\ \hline \textbf{Sex Settling time} & 70 \ 0.1\%, 1-V \ step, G = 1 & 7.5 \\ \hline \textbf{Overload recovery time} & V_{N} \times gain > V_{S} & 10 \\ \hline \textbf{INPUT CAPACITANCE} \\ \hline \textbf{Z}_{1D} & Differential & 100 \parallel 5 \\ \hline \textbf{Z}_{1CM} & Common-mode & 50 \parallel 2.5 \\ \hline \textbf{OPEN-LOOP GAIN} \\ \hline \textbf{Open-loop voltage gain} & V_S = \pm 12 \ V \\ \hline \textbf{Open-loop voltage gain} & V_S = \pm 12 \ V \\ \hline \textbf{Open-loop Voltage gain} & V_S = \pm 12 \ V \\ \hline Open-l$		nV/√ Hz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		fA/√ Hz
$ \begin{tabular}{ c c c c c c c c c c c } \hline CMRR & & & & & & & & & & & & & & & & & & $		•
$ \begin{tabular}{ c c c c c c c c c } \hline CMRR & Common-mode rejection ratio & $\frac{T_A = -40^{\circ}C \ to \pm 125^{\circ}C}{(V) - 0.1 < V_{CM} < (V_+) + 0.1 \ V, & V_S = \pm 12 \ V & 106 & 114 \\ \hline $V_S = \pm 12 \ V & 106 & 120 \\ \hline \hline $FREQUENCY$ RESPONSE \\ \hline GBW & Gain-bandwidth product & 750 \\ SR & Slew rate & 1-V step, G = 1 & 0.35 \\ t_S & Settling time & To 0.1\%, 1-V step, G = 1 & 7.5 \\ \hline Overload recovery time & $V_{IN} \times gain > V_S & 10 \\ \hline $INPUT \ CAPACITANCE $ \\ $Z_{ID} & Differential & 100 \ 5 \\ \hline $Z_{ICM} & Common-mode & 50 \ 2.5 \\ \hline $OPEN-LOOP \ GAIN$ & $V_S = \pm 12 \ V$ & $	(V+) + 0.2	V
$ \begin{array}{c} \text{CMRR} \\ \text{ratio} \end{array} \begin{array}{c} \text{Common-mode rejection ratio} \\ & \begin{array}{c} T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C} \\ \hline (V) - 0.1 < V_{\text{CM}} < (V+) + 0.1 \ V, \\ T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C} \\ \end{array} \begin{array}{c} V_S = \pm 12 \ V \\ \hline V_S = \pm 2.25 \ V \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \end{array} \begin{array}{c} 106 \\ \hline 114 \\ \hline V_S = \pm 12 \ V \\ \hline \begin{array}{c} 106 \\ \hline 114 \\ \hline 110 \\ \hline 114 \\ \hline \begin{array}{c} 110 \\ \hline 114 \\ \hline 114 \\ \hline \begin{array}{c} 110 \\ \hline 114 \\ \hline 114 \\ \hline \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \end{array} \\ \end{array} \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \end{array} \\ \end{array} \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \end{array} \\ \end{array} \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \end{array} \\ \end{array} \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \end{array} \\ \end{array} \begin{array}{c} 110 \\ \hline \begin{array}{c} 110 \\ \hline \end{array} \begin{array}{$		
$ \begin{array}{ c c c c }\hline \text{CNNRR} & \text{ratio} & (V) - 0.1 < V_{\text{CM}} < (V_+) + 0.1 \ V, \\ T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C} & V_S = \pm 2.25 \ V & 106 & 114 \\ \hline \hline \textbf{FREQUENCY RESPONSE} \\ \hline \textbf{GBW} & \text{Gain-bandwidth product} & 750 \\ \hline \textbf{SR} & \text{Slew rate} & 1 - V \text{ step, G} = 1 & 0.35 \\ \hline \textbf{t}_S & \text{Settling time} & \text{To } 0.1\%, \ 1 - V \text{ step, G} = 1 & 7.5 \\ \hline \textbf{Overload recovery time} & V_{\text{IN}} \times \text{gain} > V_S & 10 \\ \hline \textbf{INPUT CAPACITANCE} & 100 \ \parallel 5 \\ \hline \textbf{Z}_{\text{ICM}} & \text{Common-mode} & 50 \ \parallel 2.5 \\ \hline \textbf{OPEN-LOOP GAIN} & (V) + 0.3 \ V < V_0 < (V_+) - 0.3 \ V, \ R_L = 10 \ k\Omega, \ T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}} & 120 & 140 \\ \hline \textbf{Open-loop voltage gain} & V_S = \pm 12 \ V & (V) + 0.65 \ V < V_0 < (V_+) - 0.65 \ V, \ V_0 < (V_+) - 0.65 \ V, \ V_0 < (V_+) - 0.65 \ V, \ R_L = 2 \ k\Omega, \ T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}} & 120 & 134 \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 2 \ k\Omega, \ T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}} & 120 & 134 \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 2 \ k\Omega, \ T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}} & 120 & 134 \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ V_2 = 2 \ k\Omega, \ V_3 = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ V_2 = 10 \ k\Omega, \ V_3 = -40^{\circ}\text{C to} + 125^{\circ}\text{C}} & 120 \ k\Omega & 134 \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ V_2 = 2 \ k\Omega, \ V_3 = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ V_2 = 10 \ k\Omega, \ V_3 = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ V_2 = 10 \ k\Omega, \ V_3 = -40^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \hline \textbf{OUTPUT} & 0.017 \ V_1 = 10 \ k\Omega, \ V_2 = 10 \ k\Omega, \ V_3 = 10 \ k\Omega, \ V_3$		40
		dB
$ \begin{array}{ c c c c } \hline \text{GBW} & \text{Gain-bandwidth product} & & & & & & & & & & & & & & & & & & &$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
		kHz
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		V/μs
$ \begin{array}{ c c c c c } \hline \textbf{INPUT CAPACITANCE} \\ \hline Z_{\text{ID}} & \text{Differential} & & & & & & & & & & \\ \hline Z_{\text{ICM}} & \text{Common-mode} & & & & & & & & & \\ \hline \textbf{OPEN-LOOP GAIN} & & & & & & & & & \\ \hline & & & & & & & & &$		μS
$ \begin{array}{ c c c c c }\hline Z_{\text{ICM}} & \text{Differential} & & & & & & & & & & & \\ \hline Z_{\text{ICM}} & \text{Common-mode} & & & & & & & & & \\ \hline \hline \textbf{OPEN-LOOP GAIN} & & & & & & & & & \\ \hline \\ \hline \textbf{A}_{\text{OL}} & & & & & & & & & & \\ \hline \textbf{Open-loop voltage gain} & & & & & & & & & \\ \hline \textbf{V}_{\text{S}} = \pm 12 \ V & & & & & & & & & \\ \hline \textbf{Open-loop voltage gain} & & & & & & & & & \\ \hline \textbf{V}_{\text{S}} = \pm 12 \ V & & & & & & & & & \\ \hline \textbf{Open-loop voltage gain} & & & & & & & & & \\ \hline \textbf{V}_{\text{S}} = \pm 12 \ V & & & & & & & & \\ \hline \textbf{(V-)} + 0.3 \ V < V_{\text{O}} < (V+) - \\ 0.3 \ V, \ R_{\text{L}} = 10 \ k\Omega, \ T_{\text{A}} = \\ -40^{\circ}\text{C to} + 125^{\circ}\text{C} & & & & & & \\ \hline \textbf{(V-)} + 0.65 \ V < V_{\text{O}} < (V+) - \\ 0.65 \ V, \ R_{\text{L}} = 2 \ k\Omega, \ T_{\text{A}} = \\ -40^{\circ}\text{C to} + 125^{\circ}\text{C} & & & & & \\ \hline \textbf{OUTPUT} & & & & & & & \\ \hline \end{array}$		μS
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ A_{OL} Open\text{-loop\ voltage\ gain} V_{S} = \pm 12\ V \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$M\Omega \parallel pF$
$A_{OL} \begin{tabular}{l lllllllllllllllllllllllllllllllllll$		$G\Omega \mid\mid pF$
$A_{OL} \begin{tabular}{lllllllllllllllllllllllllllllllllll$		
$A_{OL} \text{Open-loop voltage gain} V_S = \pm 12 \text{ V} \begin{cases} 0.3 \text{ V, } R_L = 10 \text{ k}\Omega, T_A = \\ -40^{\circ}\text{C to } +125^{\circ}\text{C} \end{cases} 120 134 \\ \hline (V) + 0.65 \text{ V} < V_O < (V_+) - \\ 0.65 \text{ V, } R_L = 2 \text{ k}\Omega 120 140 \\ \hline (V) + 0.65 \text{ V} < V_O < (V_+) - \\ 0.65 \text{ V, } R_L = 2 \text{ k}\Omega, T_A = \\ -40^{\circ}\text{C to } +125^{\circ}\text{C} \end{cases} 120 134 \\ \hline \text{OUTPUT} OUTPUT$		
$ \frac{(V-) + 0.65 \text{ V} \times V_{O} < (V+) - }{0.65 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega} $		- dB
		db.
No load 5		
	20	4
Voltage output swing from $R_L = 10 \text{ k}\Omega$ 60	100	mV
$R_{L} = 2 \text{ K}\Omega$ 340	500	1
$R_L = 10 \text{ k}\Omega, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	115	
I _{SC} Short-circuit current ±20		mA
C _{LOAD} Capacitive load drive See typical curve	;	
R _O Open-loop output impedance See typical curve	3	
POWER SUPPLY		
I_Q Quiescent current per amplifier $V_S = \pm 2.25 \text{ to } \pm 12 \text{ V}$ $T_A = -40^{\circ}\text{C to } \pm 125^{\circ}\text{C}$	130	μA




6.6 Typical Characteristics

Table 1. Typical Characteristic Graphs

DESCRIPTION	FIGURE
Offset Voltage Distribution	Figure 1
Offset Voltage Drift (-40°C to +125C°C)	Figure 2
Input Bias Current Distribution	Figure 3
Input Offset Current Distribution	Figure 4
Offset Voltage vs Common-Mode Voltage	Figure 5
Offset Voltage vs Supply Voltage	Figure 6
Open-Loop Gain and Phase vs Frequency	Figure 7
Closed-Loop Gain vs Frequency	Figure 8
Input Bias Current and Offset Current vs Temperature	Figure 9
Output Voltage Swing vs Output Current (Sourcing)	Figure 10
Output Voltage Swing vs Output Current (Sinking)	Figure 11
CMRR and PSRR vs Frequency	Figure 12
CMRR vs Temperature	Figure 13
PSRR vs Temperature	Figure 14
0.1-Hz to 10-Hz Voltage Noise	Figure 15
Input Voltage Noise Spectral Density vs Frequency	Figure 16
THD+N vs Frequency	Figure 17
THD+N vs Output Amplitude	Figure 18
Quiescent Current vs Supply Voltage	Figure 19
Quiescent Current vs Temperature	Figure 20
Open-Loop Gain vs Temperature (10 kΩ)	Figure 21
Open-Loop Gain vs Temperature (2 kΩ)	Figure 22
Open-Loop Output Impedance vs Frequency	Figure 23
Small-Signal Overshoot vs Capacitive Load (Gain = -1, 10-mV step)	Figure 24
Small-Signal Overshoot vs Capacitive Load (Gain = 1, 10-mV step)	Figure 25
No Phase Reversal	Figure 26
Positive Overload Recovery	Figure 27
Negative Overload Recovery	Figure 28
Small-Signal Step Response (Gain = 1, 10-mV step)	Figure 29
Small-Signal Step Response (Gain = -1, 10-mV step)	Figure 30
Large-Signal Step Response (Gain = 1, 10-V step)	Figure 31
Large-Signal Step Response (Gain = -1, 10-V step)	Figure 32
Phase Margin vs Capacitive Load	Figure 33
Settling Time (1-V Step, 0.1% Settling)	Figure 34
Short Circuit Current vs Temperature	Figure 35
Maximum Output Voltage vs Frequency	Figure 36
EMIRR vs Frequency	Figure 37
Channel Separation	Figure 38




at T_A = 25°C, V_S = ± 12 V, V_{CM} = V_S / 2, R_L = 10 k Ω (unless otherwise noted)






at $T_A = 25$ °C, $V_S = \pm 12$ V, $V_{CM} = V_S / 2$, $R_L = 10$ k Ω (unless otherwise noted)





at T_A = 25°C, V_S = ±12 V, V_{CM} = V_S / 2, R_L = 10 k Ω (unless otherwise noted)





Copyright © 2019–2020, Texas Instruments Incorporated


Submit Documentation Feedback




at T_A = 25°C, V_S = ±12 V, V_{CM} = V_S / 2, R_L = 10 k Ω (unless otherwise noted)













Figure 21. Open-Loop Gain vs Temperature

Figure 22. Open-Loop Gain vs Temperature

 $R_L = 2 k\Omega$







Figure 23. Open-Loop Output Impedance vs Frequency

Figure 24. Small-Signal Overshoot vs Capacitive Load

Submit Documentation Feedback

Copyright © 2019-2020, Texas Instruments Incorporated







at T_A = 25°C, V_S = ±12 V, V_{CM} = V_S / 2, R_L = 10 k Ω (unless otherwise noted) $V_{IN}(V)$ $V_{IN}\left(V\right)$ V_{OUT} (V) V_{OUT} (V) Voltage (2 V/div) Voltage (2 V/div) Time (10 µs/div) Time (10 μ s/div) Gain = 1, 10-V step Gain = -1, 10-V step Figure 31. Large-Signal Step Response Figure 32. Large-Signal Step Response 65 Falling 60 Rising 55 50 Output (1 mV/div) Phase Margin (°) 45 40 35 30 25 20 15 Time (5 µs/div) 100 1000 10 C_{LOAD} (pF) 1-V step, 0.1% settling Figure 33. Phase Margin vs Capacitive Load Figure 34. Settling Time 32 30 Sinking V_S = ±12 V 31 $V_S = \pm 2.25 \text{ V}$ Sourcing 30 25 Short Circuit Current (mA) 29 Output Voltage (VPP) 28 20 27 26 15 25 24 10 23 22 21 20 0 -40 -20 0 20 40 60 80 100 120 10 100 1k 10k 100k 1M Temperature (°C) Frequency (Hz)

Submit Documentation Feedback


Figure 35. Short Circuit Current vs Temperature


Copyright © 2019–2020, Texas Instruments Incorporated

Figure 36. Maximum Output Voltage vs Frequency



at T_A = 25°C, V_S = ±12 V, V_{CM} = V_S / 2, R_L = 10 k Ω (unless otherwise noted)





Submit Documentation Feedback



7 Detailed Description


7.1 Overview

The TLV2186 operational amplifier combines precision offset and drift with excellent overall performance, making the device a great choice for a wide variety of precision applications. The precision offset drift of only 0.1 μ V/°C provides stability over the entire operating temperature range of –40°C to +125°C. In addition, this device offers excellent linear performance with high CMRR, PSRR, and A_{OL} . As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate. See the *Layout Guidelines* section for details and a layout example.

The TLV2186 is part of a family of zero-drift, MUX-friendly, rail-to-rail output operational amplifiers. This device operates from 4.5 V to 24 V, is unity-gain stable, and is designed for a wide range of general-purpose and precision applications. The zero-drift architecture provides ultra-low input offset voltage and near-zero input offset voltage drift over temperature and time. This choice of architecture also offers outstanding ac performance, such as ultra-low broadband noise, zero flicker noise, and outstanding distortion performance when operating below the chopper frequency.

7.2 Functional Block Diagram

The Functional Block Diagram shows a representation of the proprietary TLV2186 architecture.





7.3 Feature Description

The TLV2186 operational amplifier has several integrated features to help maintain a high level of precision through a variety of applications. These include a rail-to-rail inputs, phase-reversal protection, input bias current clock feedthrough, EMI rejection, electrical overstress protection and MUX-friendly Inputs.

7.3.1 Rail-to-Rail Inputs

Unlike many chopper amplifiers, the TLV2186 has rail-to-rail inputs that allow the input common-mode voltage to not only reach, but exceed the supply voltages by 200 mV. This configuration simplifies power-supply requirements by not requiring headroom over the input signal range.

The TLV2186 is specified for operation from 4.5 V to 24 V (±2.25 V to ±12 V) with rail-to-rail inputs. Many specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

7.3.2 Phase-Reversal Protection

The TLV2186 has internal phase-reversal protection. Some op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV2186 input prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 39.




Figure 39. No Phase Reversal

7.3.3 Input Bias Current Clock Feedthrough

Zero-drift amplifiers such as the TLV2186 use a switching architecture on the inputs to correct for the intrinsic offset and drift of the amplifier. Charge injection from the integrated switches on the inputs can introduce short transients in the input bias current of the amplifier. The extremely short duration of these pulses prevents the pulses from amplifying, however the pulses may be coupled to the output of the amplifier through the feedback network. The most effective method to prevent transients in the input bias current from producing additional noise at the amplifier output is to use a low-pass filter, such as an RC network.



Feature Description (continued)

7.3.4 EMI Rejection

The TLV2186 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV2186 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 40 shows the results of this testing on the TLV2186. Table 2 lists the EMIRR +IN values for the TLV2186 at particular frequencies commonly encountered in real-world applications. Applications listed in Table 2 may be centered on or operated near the particular frequency shown. Detailed information can also be found in the *EMI Rejection Ratio of Operational Amplifiers* (SBOA128), available for download from www.ti.com.




Figure 40. EMIRR Testing

Table 2. TLV2186 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION AND ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	48.4 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	52.8 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	69.1 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth [®] , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	88.9 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	82.5 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	95.5 dB



The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. An op amp that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this section provides the EMIRR +IN, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the op amp. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance
- EMIRR is more simple to measure on noninverting pins than on other pins because the noninverting input terminal can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the noninverting input terminal with no complex interactions from other components or connecting PCB traces.

High-frequency signals conducted or radiated to any pin of the operational amplifier may result in adverse effects, as the amplifier would not have sufficient loop gain to correct for signals with spectral content outside the bandwidth. Conducted or radiated EMI on inputs, power supply, or output may result in unexpected dc offsets, transient voltages, or other unknown behavior. Take care to properly shield and isolate sensitive analog nodes from noisy radio signals and digital clocks and interfaces.

The EMIRR +IN of the TLV2186 is plotted versus frequency as shown in Figure 40. The TLV2186 unity-gain bandwidth is 750 kHz. EMIRR performance below this frequency denotes interfering signals that fall within the op amp bandwidth.

7.3.4.1 EMIRR +IN Test Configuration

Figure 41 shows the circuit configuration for testing the EMIRR +IN. An RF source is connected to the op amp noninverting input terminal using a transmission line. The op amp is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the op amp input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The multimeter samples and measures the resulting DC offset voltage. The LPF isolates the multimeter from residual RF signals that may interfere with multimeter accuracy.




Figure 41. EMIRR +IN Test Configuration



7.3.5 Electrical Overstress


Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. See Figure 42 for an illustration of the ESD circuits contained in the TLV2186 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse while discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger or threshold voltage that is greater than the normal operating voltage of the TLV2186, but less than the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit, as shown in Figure 42, the ESD protection components are intended to remain inactive, and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.



- (1) $V_{IN} = (V+) + 500 \text{ mV}$
- (2) TVS: 26 V > V_{TVSBR (min)} > V+; where V_{TVSBR (min)} is the minimum specified value for the transient voltage suppressor breakdown voltage.
- (3) Suggested value is approximately 5 $k\Omega$ in example overvoltage condition.

Figure 42. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application



Figure 42 shows a specific example where the input voltage (V_{IN}) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies V+ or V- are at 0 V. Again, this question depends on the supply characteristic while at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source through the current-steering diodes. This state is not a normal bias condition; the amplifier most likely does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, external zener diodes must be added to the supply pins, as shown in Figure 42. The zener voltage must be selected such that the diode does not turn on during normal operation. However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

7.3.6 MUX-Friendly Inputs

The TLV2186 features a proprietary input stage design that allows an input differential voltage to be applied while maintaining high input impedance. Typically, high-voltage CMOS or bipolar-junction input amplifiers feature antiparallel diodes that protect input transistors from large V_{GS} voltages that may exceed the semiconductor process maximum and permanently damage the device. Large V_{GS} voltages can be forced when applying a large input step, switching between channels, or attempting to use the amplifier as a comparator.

The TLV2186 solves these problems with a switched-input technique that prevents large input bias currents when large differential voltages are applied. This solves many issues seen in switched or multiplexed applications, where large disruptions to RC filtering networks are caused by fast switching between large potentials. The TLV2186 offers outstanding settling performance as a result of these design innovations and built-in slew rate boost and wide bandwidth. The TLV2186 can also be used as a comparator. Differential and common-mode *Absolute Maximum Ratings* still apply relative to the power supplies.

7.4 Device Functional Modes

The TLV2186 has a single functional mode, and is operational when the power-supply voltage is greater than 4.5 V (± 2.25 V). The maximum power supply voltage for the TLV2186 is 24 V (± 12 V).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV2186 operational amplifier combines precision offset and drift with excellent overall performance, making the device an excellent choice for many precision applications. The precision offset drift of only 0.1 μ V/°C provides stability over the entire temperature range. In addition, the device pairs excellent CMRR, PSRR, and A_{OL} dc performance with outstanding low-noise operation. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

The following application examples highlight only a few of the circuits where the TLV2186 can be used.

8.1.1 Basic Noise Calculations

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Figure 43 illustrates both noninverting (A) and inverting (B) op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components. However, the extremely low current noise of the TLV2186 means that the current noise contribution can be neglected.

The feedback resistor values can generally be chosen to make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.



Application Information (continued)

(A) Noise in Noninverting Gain Configuration

Noise at the output is given as Eo, where

(1)
$$E_0 = \left(1 + \frac{R_2}{R_1}\right) \cdot \sqrt{(e_S)^2 + (e_N)^2 + \left(e_{R_1 \parallel R_2}\right)^2 + (i_N \cdot R_S)^2 + \left(i_N \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]\right)^2} \quad [V_{RMS}]$$

(2)
$$e_S = \sqrt{4 \cdot k_B \cdot T(K) \cdot R_S} \quad \left[\frac{V}{\sqrt{Hz}} \right]$$

Thermal noise of R_S

$$(3) \quad e_{R_1 \parallel R_2} = \sqrt{4 \cdot k_B \cdot T(K) \cdot \left[\frac{R_1 \cdot R_2}{R_1 + R_2}\right]} \quad \left[\frac{V}{\sqrt{Hz}}\right] \qquad \text{Thermal noise of R}_1 \mid\mid \mathsf{R}_2$$

(4)
$$k_B = 1.38065 \cdot 10^{-23} \left[\frac{J}{K} \right]$$


Boltzmann Constant

(5)
$$T(K) = 237.15 + T(^{\circ}C)$$
 [K]

Temperature in kelvins

(B) Noise in Inverting Gain Configuration

Noise at the output is given as Eo, where



GND

(6)
$$E_{O} = \left(1 + \frac{R_{2}}{R_{S} + R_{1}}\right) \cdot \sqrt{(e_{N})^{2} + \left(e_{R_{1} + R_{S} \parallel R_{2}}\right)^{2} + \left(i_{N} \cdot \left[\frac{(R_{S} + R_{1}) \cdot R_{2}}{R_{S} + R_{1} + R_{2}}\right]\right)^{2}} \quad [V_{RMS}]$$

(7)
$$e_{R_1 + R_S \parallel R_2} = \sqrt{4 \cdot k_B \cdot T(K) \cdot \left[\frac{(R_S + R_1) \cdot R_2}{R_S + R_1 + R_2} \right]} \quad \left[\frac{V}{\sqrt{Hz}} \right] \quad \text{Thermal noise of } (R_1 + R_S) \parallel R_2$$

(8)
$$k_B = 1.38065 \cdot 10^{-23} \left[\frac{J}{K} \right]$$

Boltzmann Constant

(9)
$$T(K) = 237.15 + T({}^{\circ}C)$$
 [K]

Temperature in kelvins

Copyright © 2017, Texas Instruments Incorporated

- en is the voltage noise spectral density of the amplifier. For the TLV2186 series of operational amplifiers, en = 38 nV/ √Hz at 1 kHz.
- (2) For additional resources on noise calculations visit TI Precision Labs.

Figure 43. Noise Calculation in Gain Configurations

Copyright © 2019-2020, Texas Instruments Incorporated

Submit Documentation Feedback

8.2 Typical Applications

8.2.1 High-Side Current Sensing




Figure 44. High-Side Current Monitor

8.2.1.1 Design Requirements

A common systems requirement is to monitor the current being delivered to a load. Monitoring makes sure that normal current levels are being maintained, and also provides an alert if an overcurrent condition occurs.

Fortunately, a relatively simple current monitor solution can be achieved using a precision rail-to-rail input/output op amp such as the TLV2186. This device has an input common-mode voltage (V_{CM}) range that extends 200 mV beyond each power supply rail allowing for operation at the supply rail.

The TLV2186 is configured as a difference amplifier with a predetermined gain. The difference amplifier inputs are connected across a sense resistor through which the load current flows. The sense resistor may be connected to the high side or low side of the circuit through which the load current flows. Commonly, high-side current sensing is applied and an applicable TLV2186 configuration is in Figure 44. Low-side current sensing may be applied as well if the sense resistor can be placed between the load and ground.

Use the following parameters for this design example:

- Single supply: 24 V
- Linear output voltage range: 0.3 V to 3.3 V
- I_{load}: 1 A to 11 A

The design details and equations below can be used to reconfigure this design for different output voltage ranges and current loads.

8.2.1.2 Detailed Design Procedure

Designing a high-side current monitor circuit is straightforward providing the amplifier electrical characteristics are carefully consideration so that linear operation is maintained. Other additional considerations, such as the input voltage range of the analog to digital converter (ADC) that follows the current monitor stage, must be kept in mind while configuring the system.

Consider the design of a TLV2186 high-side current monitor with an output voltage range set to be compatible with the input of ADC with an input range of 3.3 V, such as one integrated in a microcontroller. The full-scale input range of such a converter is 0 V to 3.3 V. The TLV2186 can be operated from a single 24-V supply, referenced to ground. Although the TLV2186 is specified as a rail-to-rail input/output (RRIO) amplifier, the linear output operating range (like all amplifiers) does not quite extend all the way to the supply rails. This linear operating range must be taken into consideration.



The TLV2186 is powered by 24 V; therefore, the device is easily capable of providing the 3.3-V positive level, or even more if the ADC has a wider input range. However, because the TLV2186 output does not swing completely to 0 V, the specified lower swing limit must be observed in the design.

The best measure of an op amp linear output voltage range comes from the open-loop voltage gain (A_{OL}) specification listed in the *Electrical Characteristics* table. The A_{OL} test conditions specify a linear swing range 300 mV from each supply rail ($R_L = 10 \text{ k}\Omega$). Therefore, the linear swing limit on the low end (V_{OMIN}) is 300 mV, and 3.3 V is the V_{OMAX} limit, thus yielding an 11:1 V_{OMAX} to V_{OMIN} ratio. This ratio proves important in determining the difference amplifier operating parameters.

An optimum load current, I_{LOAD} of 10 A is used as an example. In most applications, however, the ability to monitor current levels well below 10 A is useful. This situation is where the 11:1 V_{oMAX} to V_{oMIN} ratio is crucial. If 11 A is set as the maximum current, this current must correspond to a 3.3-V output. Using the 11:1 ratio, the minimum current of 1 A corresponds to 300 mV.

Selection of the current sense resistor R_S comes down to how much voltage drop can be tolerated at maximum current and the permissible power loss, or dissipation. A good compromise for a 10-A sense application is an R_S of 10 m Ω . That value results in a power dissipation of 1 W, and a 0.1-V drop at 10 amps.

Next, determine the gain of the TLV2186 difference amplifier circuit. The maximum current of 11 A flowing through a $10\text{-m}\Omega$ sense resistor results in 110 mV across the resistor. That voltage appears as a differential voltage, V_R , that is applied across the TLV2186 difference amplifier circuit inputs:

$$V_S = I_L * R_S$$

 $V_S = 11 A * 10 m\Omega = 110 mV$ (1)

The TLV2186 required voltage gain is determined from:

$$G_{A} = \frac{V_{OMAX}}{V_{S}}$$

$$G_{A} = \frac{3.3 \text{ V}}{0.11 \text{ V}} = 30 \frac{\text{V}}{\text{V}}$$
(2)

Now, checking the V_{oMIN} using $I_L = 1$ A:

$$V_{OMIN} = G_A * I_{SMIN} * R_S$$

$$V_{OMIN} = 30 \frac{V}{V} * 1 A * 10 m\Omega = 300 mV$$

The complete TLV2186 high-side current monitor is shown in Figure 45. The circuit is capable of monitoring a current range of < 1 A to 11 A, with a V_{CM} very close to the 24-V supply voltage.




Figure 45. TLV2186 Configured as a High-Side Current Monitor

Product Folder Links: TLV2186

(3)

In this example, the TLV2186 output voltage is intentionally limited to 3.3 V. However, because of the 24-V supply, the output voltage could be much higher to allow for a higher-voltage data converter with a higher dynamic range.

The circuit in Figure 45 was checked using the TINA Spice circuit simulation tool to verify the correct operation of the TLV2186 high-side current monitor. The simulation results are seen in Figure 46. The performance is exactly as expected. Upon careful inspection of the plots, one possible surprise is that V_O continues towards zero as the sense current drops below 1 A, where V_O is 300 mV and less.




Figure 46. TLV2186 High-Side Current-Monitor Simulation Schematic

The TLV2186 output, as well as other CMOS output amplifiers, often swing closer to 0 V than the linear output parameters suggest. The *Electrical Characteristics* table lists under the OUTPUT subsection V_O, which is an *output slam* to the rail measure. It is not an indication of the linear output range, but instead how close the output can move towards the supply rail. In that region, the amplifier output approaches saturation, and the amplifier ceases to operate linearly. Thus, in the current-monitor application, the current-measurement capability may continue well below the 300 mV output level. However, keep in mind that the linearity errors are becoming large.

Lastly, some notes about maximizing the high-side current monitor performance:

- All resistor values are critical for accurate gain results. The resistor pairs of [R1 and R3] and [R2 and R4] must be matched as closely as possible to minimize common-mode mismatch error. Use a 0.1% tolerance, or better. Often, selecting two adjacent resistors on a reel provides close matching compared to random selection.
- Keep the closed-loop gain, G_A, to which the TLV2186 difference amplifier is set, to a reasonable value. Doing so reduces gain error and can be used to maximize bandwidth. A G_A of 30 V/V is used in the example.
- Although current monitoring is often used for monitoring dc supply currents, ac current can also be monitored.
 The –3-dB bandwidth, or upper cutoff frequency, of the circuit of is:

$$f_{H} = \frac{GBW}{Noise Gain}$$

where

- GBW is the amplifier unity gain bandwidth; 750 kHz for the TLV2186.
- Noise gain is equal to the gain as seen looking into the op amp noninverting input, as shown in Equation 5. (4)

$$G_{NG} = 1 + \frac{R2}{R1} \tag{5}$$



For the TLV2186 circuit in Figure 45:

$$\begin{split} G_{NG} &= 1 + \frac{30 \text{ k}\Omega}{1 \text{ k}\Omega} = 31 \frac{V}{V} \\ f_{H} &= \frac{750 \text{ kHz}}{31} = 24.2 \text{ kHz} \end{split}$$

Make sure that the amplifier slew rate is sufficient to support the expected output voltage swing range and waveform. Also, if a single power supply such as 24 V is used, the ac power source applied to the sense input must have a positive dc component to keep the V_{CM} above 0 V. The input voltage cannot drop below 0 V if normal operation is to be maintained.

The TLV2186 output can attain a 0 V output level if a small negative voltage is used to power the V- pin instead of ground. The LM7705 is a switched capacitor voltage inverter with a regulated, low-noise, -0.23-V fixed voltage output. Powering the TLV2186 V- pin at this level approximately matches the 300-mV linear output voltage swing lower limit, thus extending the output swing to 0 V, or very near 0 V. Doing so greatly improves the resolution at low sense current levels.

The LM7705 requires only about 78 μ A of quiescent current, but be aware that the specified supply range is 3 V to 5.25 V. The 3.3-V or 5-V supply used by the ADC could be tapped as a power source.

For more information about amplifier-based, high-side current monitors, see the *TI Analog Engineer's Circuit Cookbook: Amplifiers*.

8.2.1.3 Application Curve




Figure 47. High-Side Results


Copyright © 2019–2020, Texas Instruments Incorporated

Submit Documentation Feedback



8.2.2 Bridge Amplifier

Figure 48 shows the basic configuration for a bridge amplifier. Click the following link to download the TINA-TI file: *Bridge Amplifier Circuit*.



Copyright © 2017, Texas Instruments Incorporated

Figure 48. Bridge Amplifier

8.2.3 Low-Side Current Monitor

Figure 49 shows the TLV2186 configured in a low-side current-sensing application. The load current (I_{LOAD}) creates a voltage drop across the shunt resistor (R_{SHUNT}). This voltage is amplified by the TLV2186, with a gain of 201. In this example, the load current is set from 0 A to 500 mA, and corresponds to an output voltage range from 0 V to 10 V. The output range can be adjusted by changing the shunt resistor or gain of the configuration. Click the following link to download the TINA-TI file: *Current-Sensing Circuit*.





Figure 49. Low-Side Current Monitor



8.2.4 RTD Amplifier With Linearization

See the *Analog Linearization of Resistance Temperature Detectors* technical brief for an in-depth analysis of Figure 50. Click the following link to download the TINA-TI file: *RTD Amplifier with Linearization*.



(1) R₅ provides positive-varying excitation to linearize output.

Figure 50. RTD Amplifier With Linearization



9 Power Supply Recommendations

The TLV2186 is specified for operation from 4.5 V to 24 V (±2.25 V to ±12 V); many specifications apply from –40°C to +125°C. The *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 40 V can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

10 Layout


10.1 Layout Guidelines


For best operational performance of the device, use good PCB layout practices, including:

- For the lowest offset voltage, avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Also:
 - Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
 - Thermally isolate components from power supplies or other heat sources.
 - Shield operational amplifier and input circuitry from air currents, such as cooling fans.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds paying attention to the flow of the ground current. For more detailed information, see The
 PCB is a component of op amp design.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to
 in parallel with the noisy trace.
- Place the external components as close as possible to the device. As illustrated in Figure 51, keep the feedback resistor (R3) and gain resistor (R4) close to the inverting input to minimize parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- For best performance, clean the PCB following board assembly.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



10.2 Layout Example





Copyright © 2017, Texas Instruments Incorporated

Figure 51. Operational Amplifier Board Layout for Difference Amplifier Configuration

Copyright © 2019–2020, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI™ (Free Software Download)

TINA-TITM is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TITM is a free, fully-functional version of the TINATM software, preloaded with a library of macromodels in addition to a range of both passive and active models. TINA-TITM provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TITM offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic guick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI™ software be installed. Download the free TINA-TI™ software from the TINA-TI™ folder.

11.1.1.2 TI Precision Designs

TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Zero-drift Amplifiers: Features and Benefits
- Texas Instruments, The PCB is a component of op amp design
- Texas Instruments, Op Amps for Everyone
- Texas Instruments, Operational amplifier gain stability, Part 3: AC gain-error analysis
- Texas Instruments, Operational amplifier gain stability, Part 2: DC gain-error analysis
- Texas Instruments, Using infinite-gain, MFB filter topology in fully differential active filters
- Texas Instruments, Op Amp Performance Analysis
- Texas Instruments, Single-Supply Operation of Operational Amplifiers
- Texas Instruments, Tuning in Amplifiers
- · Texas Instruments, Shelf-Life Evaluation of Lead-Free Component Finishes
- Texas Instruments, Feedback Plots Define Op Amp AC Performance
- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers
- Texas Instruments, Analog Linearization of Resistance Temperature Detectors
- Texas Instruments, TI Precision Design TIPD102 High-Side Voltage-to-Current (V-I) Converter



11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments.
Bluetooth is a registered trademark of Bluetooth SIG, Inc.
TINA, DesignSoft are trademarks of DesignSoft, Inc.
All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 28-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV2186IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T2186	Samples
TLV2186IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PVDY	Samples
TLV2186IDSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PVDY	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2020

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package	Package	Pins	SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
TLV2186IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2186IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV2186IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 18-Nov-2020



*All dimensions are nominal

7 III danielielie die Herrina								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV2186IDR	SOIC	D	8	2500	853.0	449.0	35.0	
TLV2186IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0	
TLV2186IDSGT	WSON	DSG	8	250	210.0	185.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated