



# High-Speed CMOS 16K x 16 Asynchronous Dual-Port RAM

QS70261A  
QS7026A


## FEATURES

- High-speed asynchronous dual-port architecture
- Access times from either port, 17<sup>(1)</sup>/20/25/35/55 ns
- Industry standard pin-out
- Independent port access and control
- Separate byte controls for bus muxing
- Master/slave pin, for width expansion
- Depth expandable
- Low-noise outputs, for quiet operation
- Integrated arbitration:
  - Semaphores
  - Interrupts (QS70261A Only)
  - Busy Flags
- Industrial temperature range available (-40°C to 85°C)
- 100-pin TQFP (QS70261A Only) and 84-pin PLCC (QS7026A Only)

## DESCRIPTION

The QS70261A/26A is an asynchronous 16K x 16 Dual-Port RAM. This device can be used as a stand-alone 256K-bit Dual-Port RAM, or multiple devices can be interconnected for 32-bit or more word systems without adding discrete logic. Both ports can be written to and read from simultaneously. Coincidental address matches are arbitrated internally using the busy flag. Other arbitration schemes are catered for, such as semaphores and interrupts.  $\overline{CE}$  powers down the memory array, permitting the device to enter very low power standby mode. This device can be used in DSP applications, data communications, networking, graphics and multiprocessing. The use of multiple power and ground pins and output waveform control and input noise filters dramatically reduces noise susceptibility and ground bounce.

FIGURE 1. FUNCTIONAL BLOCK DIAGRAM



**Notes:**

1. Only available on QS70261A.
2. M/S HIGH, BUSY is output, M/S LOW,  $\overline{BUSY}$  is input.
3.  $\overline{BUSY}$  and  $\overline{INT}$  outputs are non-tri-stated push-pull.

FIGURE 2. 100-PIN TQFP PINOUT (QS70261A ONLY)  
(Top view)





FIGURE 3. 84-PIN PLCC PINOUT (QS7026A ONLY)  
(Top view)



**FUNCTIONAL DESCRIPTION**

The QS70261A/26A provides two ports with separate controls, address buses and data buses that permit independent read and write accesses to any memory location. The QS70261A/26A has an automatic power-down feature controlled by  $\overline{CE}$ . When this is inactive, the RAM array and sense amplifiers are turned off and the part enters standby mode.

**POWER-DOWN OPERATION**

These devices have an automatic power-down feature controlled by  $\overline{CE}$ , the dual-port RAM enable, and  $\overline{SEM}$ , the semaphore enable. The  $\overline{CE}$  and  $\overline{SEM}$  pins control on-chip power-down circuitry that permits the respective port to go into standby mode when not selected. This is the condition shown in the TABLE 2. NON-CONTENTIOUS READ AND WRITE where  $\overline{CE}$  and  $\overline{SEM}$  are both HIGH or both LOW.

**TABLE 1. PIN DESCRIPTIONS, QS70261A AND QS7026A**

Left Port	Right Port	Input Or Output	Pin Description	Active State
I/ONL	I/ONR	Input & Output	Bi-directional Data Port	X
ANL	ANR	Input	Address Bus	X
R/WL	R/WR	Input	Read/Write Select Pin	Note 1
$\overline{OE}$ L	$\overline{OE}$ R	Input	Output Enable	L
$\overline{UB}$ L	$\overline{UB}$ R	Input	Upper Byte Select	L
$\overline{LB}$ L	$\overline{LB}$ R	Input	Lower Byte Select	L
$\overline{BUSY}$ L	$\overline{BUSY}$ R	Input & Output	Busy Flag	L
$\overline{SEM}$ L	$\overline{SEM}$ R	Input	Semaphore Enable	L
$\overline{INT}$ L	$\overline{INT}$ R	Output	Interrupt Flag	L
$\overline{CE}$ L	$\overline{CE}$ R	Input	Chip Enable	L
M/ $\overline{S}$		Input	Master/Slave	Note 2

**Notes:**

1. Write when LOW, read when HIGH.
2. Slave when LOW, master when HIGH.
3. Interrupt Flags available on QS70261A only.

**TABLE 2. NON-CONTENTIOUS READ/WRITE**


R/W	$\overline{UB}$	$\overline{LB}$	$\overline{CE}$	$\overline{OE}$	$\overline{SEM}$	I/O15-8	I/O7-0	Mode
X	X	X	H	X	H	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
X	X	X	L	X	L	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
X	H	H	X	X	H	HIGH-Z	HIGH-Z	Both Bytes Deselected
X	X	X	X	H	X	HIGH-Z	HIGH-Z	Outputs Disabled
L	H	L	L	X	H	HIGH-Z	WR I/O	Data Write Lower Byte Only
L	L	H	L	X	H	WR I/O	HIGH-Z	Data Write Upper Byte Only
L	L	L	L	X	H	WR I/O	WR I/O	Data Write Both Bytes
H	H	L	L	L	H	HIGH-Z	RD I/O	Data Read Lower Byte Only
H	L	H	L	L	H	RD I/O	HIGH-Z	Data Read Upper Byte Only
H	L	L	L	L	H	RD I/O	RD I/O	Data Read Both Bytes

**INTERRUPTS ( $\overline{INT}$ )**

When the left port wants to interrupt the right port, the left port writes to location 3FFF (HEX) setting the  $\overline{INT}_R$  flag. The flag is cleared by reading 3FFF from the right port. A 16-bit message at these locations is user defined.

When the right port wants to interrupt the left port, the right port writes to location 3FFE (HEX) which sets the  $\overline{INT}_L$  flag. The flag is cleared by reading 3FFE from the left port.

**FIGURE 4. USE OF INTERRUPTS IN A MULTIPROCESSING APPLICATION**



**BUSY LOGIC ( $\overline{BUSY}$ )**

$\overline{BUSY}$  logic prevents writes to the same address. Writes are arbitrated so that one port will gain access to write, and the other port will be prevented from writing by  $\overline{BUSY}$  being asserted. This condition only happens on writes and prevents data corruption due to simultaneous address accesses. This feature can be disabled when the part is put into slave mode.

**TABLE 3. BUSY ARBITRATION**

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A13L-A0L	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	No Match	H	H	Normal
H	X	Match	H	H	Normal
X	H	Match	H	H	Normal
L	L	Match	—	—	Write Inhibit <sup>(2)</sup>

**Notes:**

1.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are outputs when the device is in master mode.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are inputs when the device is in slave mode.
2. Write inhibit occurs on same port as  $\overline{BUSY}$  output LOW.

**TABLE 4. INTERRUPT FLAG TRUTH TABLE<sup>(1)</sup>**

Left Port					Right Port					Function
$\overline{RW}_L$	$\overline{CE}_L$	$\overline{OE}_L$	A13L-A0L	$\overline{INT}_L$	$\overline{RW}_R$	$\overline{CE}_R$	$\overline{OE}_R$	A13R-A0R	$\overline{INT}_R$	
L	L	X	3FFF	X	X	X	X	X	L <sup>(2)</sup>	Set $\overline{INT}_R$ Flag
X	X	X	X	X	X	L	L	3FFF	H <sup>(3)</sup>	Reset $\overline{INT}_R$ Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	3FFE	X	Set $\overline{INT}_L$ Flag
X	L	L	3FFE	H <sup>(2)</sup>	X	X	X	X	X	Reset $\overline{INT}_L$ Flag

**Notes:**

1.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R = H$ .
2. If  $\overline{BUSY}_L = L$ , then no change.
3. If  $\overline{BUSY}_R = L$ , then no change.

**WIDTH AND DEPTH EXPANSION WITH QS70261A/26A DUAL-PORT RAMS**

If the write inhibit function of busy logic is not enabled, the busy logic can be disabled by placing the part into slave mode with the  $\overline{M/\overline{S}}$  pin. Once in slave mode, the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented by tying the  $\overline{BUSY}$  pin for that port LOW.

The  $\overline{BUSY}$  outputs on the QS70261A/26A RAM in master mode are push-pull type outputs and do not require pull-up resistors to operate. If these RAMs are being expanded in depth, then  $\overline{BUSY}$  indication for the resulting array requires the use of an external AND gate.

**ENHANCED SEMAPHORES**

The QS70261A/26A is an extremely fast dual-port x16 CMOS static RAM with an additional eight address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. For example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource, for example to protect blocks of data (see Figure 5).

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are

identical in function to standard CMOS static RAMs and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing or a simultaneous read/write of a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM.

**SEMAPHORE APPLICATION**

Systems which can best use the QS70261A/26A contain multiple processors or controllers and are typically very high speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the QS70261A/26A's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The QS70261A/26A does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high speed systems.

In addition, the use of the  $\overline{UB}$  and  $\overline{LB}$  controls allows individual byte control of the I/O bus when in semaphore mode and hence adds the ability to be tristated.

**TABLE 5. SEMAPHORES**


SEM	$\overline{UB}$	$\overline{LB}$	MSBYTES	LSBYTES
L	L	L	DDDD DDDD <sup>(1)</sup>	DDDD DDDD <sup>(1)</sup>
L	L	H	DDDD DDDD <sup>(1)</sup>	ZZZZ ZZZZ
L	H	L	ZZZZ ZZZZ	DDDD DDDD <sup>(1)</sup>
L	H	H	ZZZZ ZZZZ	ZZZZ ZZZZ

Note:

1. "D" means active outputs

For example, use of this method of memory segmentation in Figure 5 allows Ethernet packets to be stored in a 1K memory area and CPU instructions to be stored in two blocks of 1K and 512, etc. The granularity is extremely flexible and can be from one word to the full memory map.

**FIGURE 5. TYPICAL MEMORY PARTITIONING USING ENHANCED SEMAPHORES**



and then can be written to by both sides. The fact that the side which is able to write a "0" into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. A "0" written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a "1" reads as a "1" in all data bits, the semaphore flag will force its side of the semaphore flag and the other side HIGH. This condition will continue until a "0" is written to the same semaphore request latch. Should the other side's semaphore request latch have been written "0" in the meantime, the semaphore flag will flip over to other side as soon as a "1" is written into the first-side request latch. These flags will now stay LOW until the semaphore request latch is written to a "1." If a semaphore is requested and a processor which requested it no longer needs the resource, the entire system can hang up until a "1" is written into the semaphore request latch.

The critical case of semaphore timing is when both request a single token by attempting to write a "0" at the same time. The semaphore logic is specially designed to resolve this problem if simultaneous requests are made.

**SEMAPHORE ACCESS**

The eight semaphore flags reside within the QS70261A/26A in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (address, UB, LB, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A2-A0.

When the semaphores are being accessed, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a low level is written into an unused semaphore location, that flag will be set to a "0" on that side and a "1" on the other side. That semaphore can now only be modified by the side showing the "0." When a "1" is written into the same location from the same side, the flag will be set to a "1" for both sides (unless a semaphore request from the other side is pending)

**TABLE 6. SEMAPHORE ADDRESSING**

AX...A3	A2	A1	A0	Semaphore Flag
X	0	0	0	1
X	0	0	1	2
X	0	1	0	3
X	0	1	1	4
X	1	0	0	5
X	1	0	1	6
X	1	1	0	7
X	1	1	1	8

**SEMAPHORE OPERATION**

When a semaphore flag is read, its value is spread into all data so that a flag that is a "1" reads as a "1" in all data bits, and a flag containing a "0" reads as all "0"s.

A sequence write/read must be used by the semaphore in order to guarantee that no system-level contention will occur. A processor requests access to shared resources by attempting to write a "0" into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a "0," yet the semaphore flag will appear as "1," a fact which the processor will verify by the subsequent read.

**SEMAPHORE ARCHITECTURE**

The semaphore logic is a set of eight latches (see Figure 6) which are independent of the dual-port RAM.


These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared

resource is in use. The semaphores provide a hardware assist for a use assignment method called "token passing allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch.

This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a "0" into a semaphore latch and is released when the same side writes a "1" to that latch.

**FIGURE 6. SEMAPHORE LATCHES**



**TABLE 7. SEMAPHORE READ/WRITE**

R/W	UB	LB	CE	OE	SEM	I/O15-8	I/O7-0	Output Mode
H	L	L	H	L	L	DOUT	DOUT	Read Data in Semaphore Flag
H	H	H	X	L	L	HIGH-Z	HIGH-Z	Read Data in Semaphore Flag
↑	X	X	H	X	L	DIN	DIN	Write Data (D0) into Semaphore Location
↑	H	H	H	X	L	DIN	DIN	Write Data (D0) into Semaphore Location
X	X	L	L	X	L	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
X	L	X	L	X	L	HIGH-Z	HIGH-Z	Power-Down HIGH-Z
H	L	H	H	L	L	DOUT	HIGH-Z	DOUT Semaphore Upper Byte
H	H	L	H	L	L	HIGH-Z	DOUT	DOUT Semaphore Lower Byte

**TABLE 8. SEMAPHORE WRITE SEQUENCE** (one of the eight semaphores)

Function Port	Action Writes	Left I/O15-0	Right I/O15-0	Status
No Action	—	1	1	Semaphore Free
Left	0	0	1	Left Port Obtains Semaphore Token
Right	0	0	1	No Change. Right Port Has No Write Access to Semaphore
Left	1	1	0	Right Port Obtains Semaphore Token
Left	0	1	0	No Change. Left Port Has No Write Access to Semaphore
Right	1	0	1	Left Port Obtains Semaphore Token
Left	1	1	1	Semaphore Free
Right	0	1	0	Right Port Obtains Semaphore Token
Right	1	1	1	Semaphore Free
Left	0	0	1	Left Port Obtains Semaphore Token
Left	1	1	1	Semaphore Free



**TABLE 9. RECOMMENDED OPERATING CONDITIONS**

Commercial  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , Industrial  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

Symbol	Description	Min	Max
V <sub>CC</sub>	Supply Voltage	4.5V	5.5V
GND	Ground	0V	0V

**TABLE 10. ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground	-0.5V to +7.0V
DC Output Voltage V <sub>OUT</sub>	-0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage V <sub>IN</sub>	-0.5V to V <sub>CC</sub> + 0.5V
AC Input Voltage (Pulse Width $\leq 20$ ns)	-3.0V
DC Input Diode Current with V <sub>IN</sub> < 0	-50 mA
DC Output Diode Current V <sub>OUT</sub> < 0	-50 mA
DC Output Diode Current V <sub>OUT</sub> > V <sub>CC</sub>	+50 mA
DC Output Current Max. Sink Current/Pin	-70 mA
DC Output Current Max. Source Current/Pin	70 mA
T <sub>STG</sub> Storage Temperature	-65°C to +150°C

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

**TABLE 11. DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Commercial  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ , Industrial  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

Symbol	Parameter	Test Conditions	Min	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.2	—	V
V <sub>IL</sub>	Input LOW Voltage		—	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = MIN	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = MIN	—	0.4	V
I <sub>IOZ</sub>	Output Leakage	$\overline{CE} = V_{IH}$ , V <sub>CC</sub> = MAX, V <sub>OUT</sub> = V <sub>CC</sub> or 0V	—	10	$\mu\text{A}$
I <sub>IIL</sub>	Input Leakage	V <sub>CC</sub> = MAX, GND < V <sub>IN</sub> < V <sub>CC</sub>	—	10	$\mu\text{A}$

**TABLE 12. CAPACITANCE**

$T_A = 25^\circ\text{C}$ ,  $f = 1.0$  MHz TQFP (TF) Package

Name	Description	Conditions	Typ	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V, $f = 1$ MHz	4	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V, $f = 1$ MHz	8	10	pF

**Note:** Capacitance is guaranteed but not tested.

**TABLE 13. DC POWER-SUPPLY CHARACTERISTICS OVER OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

			-17		-20		-25		
	Parameter	Test Condition	Typ <sup>(1)</sup>	Max	Typ <sup>(1)</sup>	Max	Typ <sup>(1)</sup>	Max	Units
I <sub>CC</sub>	Dynamic Operating Current	$\overline{CE} \leq V_{IL}$ , $\overline{SEM} \leq V_{IH}$ Outputs Open $f = f_{MAX}^{(2)}$	200	295	180	275	170	265	mA
I <sub>SE1</sub>	Standby Current Both Ports - TTL Level Inputs	$\overline{SEM} \geq V_{IH}$ $\overline{CE} \geq V_{IH}$ $f = f_{MAX}^{(2)}$	35	85	30	85	25	85	mA
I <sub>SE2</sub>	Standby Current One Port - TTL Level Inputs	$\overline{SEM}_R$ or $\overline{SEM}_L \geq V_{IH}$ $\overline{CE}_R$ or $\overline{CE}_L \geq V_{IH}$ $f = f_{MAX}^{(2)}$	125	220	115	210	105	200	mA
I <sub>SB3</sub>	Full Standby Current Both Ports - All CMOS Level Inputs	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(3)}$ , $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	1	15	1	15	1	15	mA
I <sub>SB4</sub>	Full Standby Current One Port - All CMOS Level Inputs	One Port $\overline{CE}_L$ or $\overline{CE}_R \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ , Active Port Outputs Open, $f = f_{MAX}^{(2)}$	120	200	110	185	100	170	mA

**Notes:**

1.  $V_{CC} = 5V$ ,  $T_A = +25^\circ C$ , and not production tested.
2. At  $f = f_{MAX}$ , address and control lines are cycling at the maximum read cycle frequency  $1/t_{rc}$ , output enable is high. AC TEST CONDITIONS of input levels of 0V to 3V.
3.  $f = 0$  means no address or control lines change.


**TABLE 13. DC POWER-SUPPLY CHARACTERISTICS OVER OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Continued)**

			-35		-55		
	Parameter	Test Condition	Typ <sup>(1)</sup>	Max	Typ <sup>(1)</sup>	Max	Units
I <sub>CC</sub>	Dynamic Operating Current	$\overline{CE} \leq V_{IL}, \overline{SEM} \leq V_{IH}$ Outputs Open $f = f_{MAX}^{(2)}$	160	255	150	230	mA
I <sub>SB1</sub>	Standby Current Both Ports - TTL Level Inputs	$\overline{SEM} \geq V_{IH}$ $\overline{CE} \geq V_{IH}$ $f = f_{MAX}^{(2)}$	20	85	13	85	mA
I <sub>SB2</sub>	Standby Current One Port - TTL Level Inputs	$\overline{SEM}_R$ or $\overline{SEM}_L \geq V_{IH}$ $\overline{CE}_R$ or $\overline{CE}_L \geq V_{IH}$ $f = f_{MAX}^{(2)}$	95	185	85	165	mA
I <sub>SB3</sub>	Full Standby Current Both Ports - All CMOS Level Inputs	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(3)}$ , $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	1	15	1	15	mA
I <sub>SB4</sub>	Full Standby Current One Port - All CMOS Level Inputs	One Port $\overline{CE}_L$ or $\overline{CE}_R \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ , Active Port Outputs Open, $f = f_{MAX}^{(2)}$	90	160	90	135	mA

**Notes:**

1. V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C, and not production tested.
2. At f = f<sub>MAX</sub>, address and control lines are cycling at the maximum read cycle frequency 1/t<sub>RC</sub>, output enable is high. AC TEST CONDITIONS of input levels of 0V to 3V.
3. f = 0 means no address or control lines change.

**FIGURE 7. AC TEST CONDITIONS**



Input Pulse Levels .....	GND to 3.0V
Input Rise/Fall Times .....	5 ns
Input Timing Reference Levels .....	1.5V
Output Reference Levels .....	1.5V

Output Load.  
5 pF for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>wZ</sub>, t<sub>owZ</sub>.  
Includes jig and scope.

**AC ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

**TABLE 14. READ CYCLE TIMING**

Sym	Parameter	-17		-20		-25	
		Min	Max	Min	Max	Min	Max
t <sub>RC</sub>	Read Cycle Time	17	—	20	—	25	—
t <sub>AA</sub>	Address Access Time	—	17	—	20	—	25
t <sub>ACE</sub>	Chip Enable Access Time	—	17	—	20	—	25
t <sub>ABE</sub>	Byte Enable Access Time	—	17	—	20	—	25
t <sub>AOE</sub>	Output Enable Access Time	—	10	—	12	—	13
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—
t <sub>LZ</sub>	Output LOW-Z Time <sup>(1)</sup>	3	—	3	—	3	—
t <sub>HZ</sub>	Output HIGH-Z Time <sup>(1)</sup>	—	10	—	12	—	15
t <sub>PL</sub>	Chip Enable to Power-Up Time <sup>(1)</sup>	0	—	0	—	0	—
t <sub>PD</sub>	Chip Disable to Power-Down Time <sup>(1)</sup>	—	17	—	20	—	25
t <sub>SOP</sub>	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	10	—	10	—	10	—
t <sub>SAA</sub>	Semaphore Address Access	—	17	—	20	—	25

Sym	Parameter	-35		-55	
		Min	Max	Min	Max
t <sub>RC</sub>	Read Cycle Time	35	—	55	—
t <sub>AA</sub>	Address Access Time	—	35	—	55
t <sub>ACE</sub>	Chip Enable Access Time	—	35	—	55
t <sub>ABE</sub>	Byte Enable Access Time	—	35	—	55
t <sub>AOE</sub>	Output Enable Access Time	—	20	—	30
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—
t <sub>LZ</sub>	Output LOW-Z Time <sup>(1)</sup>	3	—	3	—
t <sub>HZ</sub>	Output HIGH-Z Time <sup>(1)</sup>	—	15	—	25
t <sub>PU</sub>	Chip Enable to Power-Up Time <sup>(1)</sup>	0	—	0	—
t <sub>PD</sub>	Chip Disable to Power-Down Time <sup>(1)</sup>	—	35	—	50
t <sub>SOP</sub>	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	15	—	15	—
t <sub>SAA</sub>	Semaphore Address Access	—	35	—	55

**TABLE 15. WRITE CYCLE TIMING**

Sym	Parameter	-17		-20		-25	
		Min	Max	Min	Max	Min	Max
t <sub>WC</sub>	Write Cycle Time	17	—	20	—	25	—
t <sub>EW</sub>	Chip Enable to End of Write	12	—	15	—	20	—
t <sub>AW</sub>	Address Valid to End of Write	12	—	15	—	20	—
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—
t <sub>WP</sub>	Write Pulse Width	12	—	15	—	20	—
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—
t <sub>DW</sub>	Data Valid to End of Write	10	—	15	—	15	—
t <sub>HZ</sub>	Output HIGH-Z Time <sup>(1)</sup>	—	10	—	12	—	15
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—
t <sub>WZ</sub>	Write Enable to Output in HIGH-Z <sup>(1)</sup>	—	10	—	12	—	15
t <sub>OW</sub>	Output Active from End of Write <sup>(1)</sup>	0	—	0	—	0	—
t <sub>SWRD</sub>	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	5	—
t <sub>SPS</sub>	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	5	—

Sym	Parameter	-35		-55	
		Min	Max	Min	Max
t <sub>WC</sub>	Write Cycle Time	35	—	55	—
t <sub>EW</sub>	Chip Enable to End of Write	30	—	45	—
t <sub>AW</sub>	Address Valid to End of Write	30	—	45	—
t <sub>AS</sub>	Address Setup Time	0	—	0	—
t <sub>WP</sub>	Write Pulse Width	25	—	40	—
t <sub>WR</sub>	Write Recovery Time	0	—	0	—
t <sub>DW</sub>	Data Valid to End of Write	15	—	30	—
t <sub>HZ</sub>	Output HIGH-Z Time <sup>(1)</sup>	—	15	—	25
t <sub>DH</sub>	Data Hold Time	0	—	0	—
t <sub>WZ</sub>	Write Enable to Output in HIGH-Z <sup>(1)</sup>	—	15	—	25
t <sub>OW</sub>	Output Active from End of Write <sup>(1)</sup>	0	—	0	—
t <sub>SWRD</sub>	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—
t <sub>SPS</sub>	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—

**Note:**

1. Transition is measured  $\pm$  500 mV from low- or high-impedance voltage with load (see AC TEST CONDITIONS).  
Guaranteed but not tested.

TABLE 16. BUSY TIMING (M/S = H)

Sym	Parameter	-17		-20		-25	
		Min	Max	Min	Max	Min	Max
t <sub>BAA</sub>	Busy Access Address Match	—	17	—	20	—	20
t <sub>BDA</sub>	Busy Disable Address Mismatch	—	17	—	20	—	20
t <sub>BAC</sub>	Busy Access from $\overline{CE}$ LOW	—	17	—	20	—	20
t <sub>BDC</sub>	Busy Disable from $\overline{CE}$ HIGH	—	17	—	17	—	20
t <sub>APS</sub>	Arbitration Setup <sup>(1)</sup>	5	—	5	—	5	—
t <sub>BDD</sub>	Busy Disable to Valid Data <sup>(2)</sup>	—	17	—	20	—	25
t <sub>WB</sub>	Busy Setup Stop Write <sup>(4)</sup>	0	—	0	—	0	—
t <sub>WH</sub>	Busy Hold Stop Write <sup>(5)</sup>	13	—	15	—	17	—
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(3)</sup>	—	30	—	45	—	50
t <sub>DDD</sub>	Write Data, Read Data <sup>(3)</sup>	—	25	—	30	—	35

Sym	Parameter	-35		-55	
		Min	Max	Min	Max
t <sub>EAA</sub>	Busy Access Address Match	—	20	—	45
t <sub>EDA</sub>	Busy Disable Address Mismatch	—	20	—	40
t <sub>EAC</sub>	Busy Access from $\overline{CE}$ LOW	—	20	—	40
t <sub>EDC</sub>	Busy Disable from $\overline{CE}$ HIGH	—	20	—	35
t <sub>APS</sub>	Arbitration Setup <sup>(1)</sup>	5	—	5	—
t <sub>BDD</sub>	Busy Disable to Valid Data <sup>(2)</sup>	—	35	—	55
t <sub>WB</sub>	Busy Setup Stop Write <sup>(4)</sup>	0	—	0	—
t <sub>WH</sub>	Busy Hold Stop Write <sup>(5)</sup>	25	—	25	—
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(3)</sup>	—	60	—	80
t <sub>DDD</sub>	Write Data, Read Data <sup>(3)</sup>	—	45	—	65

**Notes:**


1. To ensure that the earlier of the two ports wins.
2. t<sub>BDD</sub> is a calculated parameter and is the greater of 0, t<sub>WDD</sub> – t<sub>WP</sub> (actual) or t<sub>DDD</sub> – t<sub>W</sub> (actual).
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (M/S = H)" or "Timing Waveform of Write with Port-to-Port Delay (M/S = L)."
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.

TABLE 17. INTERRUPT TIMING

Sym	Parameter	-17		-20		-25	
		Min	Max	Min	Max	Min	Max
tAS	Address Set-up Time	0	—	0	—	0	—
tWR	Write Recovery Time	0	—	0	—	0	—
tINS	Interrupt Set Time	—	15	—	20	—	20
tINR	Interrupt Reset Time	—	15	—	20	—	20

Sym	Parameter	-35		-55	
		Min	Max	Min	Max
tAS	Address Set-up Time	0	—	0	—
tWR	Write Recovery Time	0	—	0	—
tINS	Interrupt Set Time	—	25	—	40
tINR	Interrupt Reset Time	—	25	—	40

FIGURE 8. READ CYCLE TIMING WAVEFORM



**Note:**  
1.  $\overline{SEM} = H$ .



FIGURE 9.  $\overline{R/\overline{W}}$  CONTROLLED WRITE CYCLE TIMING WAVEFORM<sup>(1,3,5,8)</sup>






FIGURE 10.  $\overline{CE}$ ,  $\overline{UB}$ ,  $\overline{LB}$  CONTROLLED WRITE CYCLE TIMING WAVEFORM<sup>(1,3,5,8)</sup>



**Notes to Figures 9 and 10:**

1.  $\overline{R/\overline{W}}$  or  $\overline{CE}$  or  $\overline{UB}$  or  $\overline{LB}$  must be HIGH during all address transitions.
2. A write occurs during the overlap ( $t_{ew}$  or  $t_{wp}$ ) of a LOW  $\overline{UB}$  or  $\overline{LB}$  and a LOW  $\overline{CE}$  and a LOW  $\overline{R/\overline{W}}$  for memory array writing cycle.
3.  $t_{wr}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{R/\overline{W}}$  (or  $\overline{SEM}$  or  $\overline{R/\overline{W}}$ ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  or  $\overline{SEM}$  LOW transition occurs simultaneously with or after the  $\overline{R/\overline{W}}$  LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last:  $\overline{CE}$ ,  $\overline{R/\overline{W}}$ , or byte control.
7. Timing depends on which enable signal is de-asserted first:  $\overline{CE}$ ,  $\overline{R/\overline{W}}$ , or byte control.
8. If  $\overline{OE}$  is LOW during  $\overline{R/\overline{W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{wp}$  or  $t_{wz} + t_{ow}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{ow}$ . If  $\overline{OE}$  is HIGH during  $\overline{R/\overline{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{wp}$ .


FIGURE 11.  $\overline{\text{BUSY}}$  TIMING WAVEFORM ( $\text{M}\overline{\text{S}} = \text{H}$ )



**Note:**

1. If tAPS is violated, no guarantee on which port will write.

FIGURE 12. PORT-TO-PORT WRITE TIMING DELAY WAVEFORM ( $\text{M}\overline{\text{S}} = \text{L}$ )<sup>(1,2)</sup>



**Note:**

1.  $\overline{\text{BUSY}}$  input is HIGH for the writing port.
2.  $\text{CE}_L = \text{CE}_R = \text{L}$ .

FIGURE 13. SLAVE WRITE TIMING WAVEFORM ( $M/\overline{S} = L$ )





FIGURE 14.  $\overline{BUSY}$  ARBITRATION CONTROLLED BY  $\overline{CE}$  TIMING ( $M/\overline{S} = H$ )<sup>(1)</sup>




**Note:**

1. If  $t_{APS}$  is not satisfied, there is no guarantee on which  $\overline{BUSY}$  will be asserted.




**FIGURE 17. SEMAPHORE WRITE CONTENTION TIMING WAVEFORM**



**Notes:**

1.  $\overline{DOR} = \overline{DOL} = L$ ,  $\overline{CE_R} = \overline{CE_L} = H$ , semaphore flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right. "B" is the opposite port from "A."
3. This parameter is measured from  $R/\overline{W}_A$  or  $\overline{SEMA}$  going HIGH to  $R/\overline{W}_B$  or  $\overline{SEMB}$  going HIGH.
4. If  $t_{SPS}$  is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

**FIGURE 18. INTERRUPT TIMING WAVEFORM<sup>(1)</sup>**



**Notes:**

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A."
2. See TABLE 4. INTERRUPT FLAG TRUTH TABLE.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

**PACKAGING INFORMATION**

The QS7026A is offered in the JEDEC-standard 84-pin PLCC package and the QS70261A is offered in the JEDEC-standard 100-pin TQFP (Thin QFP) plastic package. This package offers the best combination of small footprint, manufacturability and low cost. Test sockets are available from Yamaichi and may be available from ITT Pomona as of this writing. TQFP products are shipped in plastic trays.  $\theta_{JA}$  for the TQFP is 64°C/W.

As with all large plastic packages, care should be taken to avoid moisture-related mechanical failure. This typically occurs when moisture absorbed into the porous molding compound vaporizes during reflow operations. To prevent moisture-related assembly problems, it is recommended that customers perform a baking operation prior to assembly. Baking the units for 24 hours at 125°C removes excess moisture from the part. In a typical environment of 60% relative humidity at <30°C, parts can sit up to 48 hours before assembly. In higher-humidity environments, the time between bake and solder reflow should be shorter. In dry environments (<20% RH), or when sealed in moisture-barrier bags with dessicant, shelf life is indefinite.

**ORDERING INFORMATION**

Example:

