RENESAS FemtoClock[®] Crystal-to-3.3V, 2.5V LVPECL Clock Generator

DATASHEET

GENERAL DESCRIPTION

The 843023I is a Gigabit Ethernet Clock Generator and a member of the HiPerClocksTM family of high performance devices from IDT. The 843023I uses a 25MHz crystal to synthesize 250MHz. The 843023I has excellent phase jitter performance, over the 1.875MHz – 20MHz integration range. The 843023I is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES


- One differential 3.3V or 2.5V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequency range: 240MHz 320MHz
- VCO range: 480MHz 640MHz
- RMS phase jitter @ 250MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.39ps (typical)

Phase noise:


Offset	Noise Power
100Hz	86.3 dBc/Hz
1kHz	114.6 dBc/Hz
10kHz	125.6 dBc/Hz
100kHz	126.0 dBc/Hz

- Full 3.3V and 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT



843023I

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6	V _{cc}	Power		Core supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V	Power		Negative supply pin.
5	OE	Input	Pullup	Active high output enable. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and the device is in power down mode. LVCMOS/LVTTL interface levels.
7, 8	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.

Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		рF
R	Input Pullup Resistor			51		kΩ

RENESAS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc}	4.6V
Inputs, V	-0.5V to V_{cc} + 0.5V
Outputs, I Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{_{JA}}$	101.7°C/W (0 mps)
Storage Temperature, T	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		3.135	3.3	3.465	V
I EE	Power Supply Current				75	mA

Table 3B. Power Supply DC Characteristics, $V_{cc} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		2.375	2.5	2.625	V
V	Analog Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current				70	mA

TABLE 3C. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{cc} = 3.3V$	2		V _{cc} + 0.3	V
V IH			$V_{cc} = 2.5V$	1.7		V _{cc} + 0.3	V
	V _L Input Low Voltage		$V_{cc} = 3.3V$	-0.3		0.8	V
V			V _{cc} = 2.5V	-0.3		0.7	V
I _{II}	Input High Current	OE	V _{cc} = V _{IN} = 3.465V or 2.625V			5	μA
I	Input Low Current	OE	V _{cc} = 3.465V or 2.625V, V _{IN} = 0V	-150			μA

TABLE 3D. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{_{\rm CC}}$ - 2V.



TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		24		32	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Table 5A. AC Characteristics, $V_{_{CC}}$ = 3.3V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		240		320	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	250MHz, Integration Range: 1.875MHz - 20MHz		0.39		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		600	ps
odc	Output Duty Cycle		47		53	%


NOTE 1: Please refer to the Phase Noise Plot after this section.

Table 5B. AC Characteristics, $V_{_{\rm CC}}$ = 2.5V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		240		320	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	250MHz, Integration Range: 1.875MHz - 20MHz		0.39		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		600	ps
odc	Output Duty Cycle		47		53	%


NOTE 1: Please refer to the Phase Noise Plot after this section.

RENESAS





PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

CRYSTAL INPUT INTERFACE

The 843023I has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel resonant crystal and

were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 1. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 2*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission

line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by remov-ing R1 and making R2 50Ω .




FIGURE 2. General Diagram for LVCMOS Driver to XTAL Input Interface

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are




FIGURE 3A. LVPECL OUTPUT TERMINATION

designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 4A and *Figure 4B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to ground




FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE

level. The R3 in Figure 4B can be eliminated and the termination is shown in Figure 4C.




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

Power Considerations

This section provides information on power dissipation and junction temperature for the 843023I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843023I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 75mA = 259.87mW
- Power (outputs) = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 259.87mW + 30mW = 389.87mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\text{A}} = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85° C with all outputs switching is: 85° C + 0.290W * 90.5°C/W = 111.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} for 8-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Meters per Second)				
Multi-Layer PCB, JEDEC Standard Test Boards	0 101.7°C/W	1 90.5°C/W	2.5 89.8°C/W	

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 5*.




FIGURE 5. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$

 $(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$

• For logic low, $V_{\text{out}} = V_{\text{ol_Max}} = V_{\text{cc_Max}} - 1.7V$

$$(V_{\text{CCO}_{\text{MAX}}} - V_{\text{OL}_{\text{MAX}}}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{-}H = [(V_{OH_{-MAX}} - (V_{CC_{-MAX}} - 2V))/R_{\perp}] * (V_{CC_{-MAX}} - V_{OH_{-MAX}}) = [(2V - (V_{CC_{-MAX}} - V_{OH_{-MAX}}))/R_{\perp}] * (V_{CC_{-MAX}} - V_{OH_{-MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{cc_{MAX}} - 2V))/R_{l}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{cc_{MAX}} - V_{ol_{MAX}}))/R_{l}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 7. $\boldsymbol{\theta}_{_{\boldsymbol{J}\boldsymbol{A}}} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

θ_{JA} by Velocity (Meters per Second)				
Multi-Layer PCB, JEDEC Standard Test Boards	0 101.7°C/W	1 90.5°C/W	2.5 89.8°C/W	

TRANSISTOR COUNT

The transistor count for 843023I is: 2360



PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STMBOL	Minimum	Maximum	
Ν	8		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature	
843023AGILF	23AIL	8 lead "Lead Free" TSSOP	Tube	-40°C to +85°C	
843023AGILFT	23AIL	8 lead "Lead Free" TSSOP	Tape and Reel	-40°C to +85°C	
NOTE: Parts that are ordered with an "LF suffix to the part number are Pb-Free and RoHS compliant.					

REVISION HISTORY SHEET				
Rev Table Page		Page	Description of Change	
В	T4 T5A & T5B	1 4 4 7	Features Section - changed minimum output frequency range from 245MHz to 240MHz. Changed minumum VCO range from 490MHz to 480MHz. Crystal Characteristics Table - changed minumum frequency from 24.5MHz to 24MHz. AC Characteristics Tables - changed minumum output frequency from 245MHz to 240MHz. Added LVCMOS to XTAL Interface section.	1/9/07
В	Т9	14	Ordering Information - removed leaded devices and added Marking for the Lead Free devices. Updated datasheet format.	1/9/15



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/