

🚽 Order

Now









CSD18510Q5B

SLPS632 - MARCH 2017

# CSD18510Q5B N-Channel NexFET™ Power MOSFET

## 1 Features


- Low R<sub>DS(ON)</sub>
- Low-Thermal Resistance
- Avalanche Rated
- Logic Level
- Lead-Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 5-mm × 6-mm Plastic Package

# 2 Applications


- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Motor Control

## 3 Description

This 40-V, 0.79-m $\Omega$ , SON 5-mm × 6-mm NexFET<sup>TM</sup> power MOSFET has been designed to minimize losses in power conversion applications.



# $R_{DS(on)} vs V_{GS}$



### **Product Summary**

T <sub>A</sub> = 25°	C	TYPICAL VA	UNIT		
V <sub>DS</sub>	Drain-to-Source Voltage 40				
Qg	Gate Charge Total (10 V)	118	nC		
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	21	nC		
Б	Drain-to-Source On Resistance	V <sub>GS</sub> = 4.5 V 1.2		mΩ	
R <sub>DS(on)</sub>	Dram-to-Source On Resistance	V <sub>GS</sub> = 10 V	0.79	11122	
V <sub>GS(th)</sub>	Threshold Voltage	1.7	V		

#### **Device Information**<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD18510Q5B	2500	13-Inch Reel	SON	Tape
CSD18510Q5BT	250	7-Inch Reel	5.00-mm × 6.00-mm Plastic Package	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

<b>T</b> <sub>A</sub> = 2	T <sub>A</sub> = 25°C VAL					
$V_{\text{DS}}$	Drain-to-Source Voltage	40	V			
$V_{\text{GS}}$	Gate-to-Source Voltage	±20	V			
	Continuous Drain Current (Package Limited)	100				
I <sub>D</sub>	Continuous Drain Current (Silicon Limited), $T_{C} = 25^{\circ}C$	300	А			
	Continuous Drain Current <sup>(1)</sup>	42				
I <sub>DM</sub>	Pulsed Drain Current, $T_A = 25^{\circ}C^{(2)}$	400	А			
<b>D</b>	Power Dissipation <sup>(1)</sup>	3.1	14/			
PD	Power Dissipation, $T_C = 25^{\circ}C$	156	W			
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction Temperature, Storage Temperature	-55 to 150	°C			
E <sub>AS</sub>	Avalanche Energy, Single Pulse $I_D = 81$ , L = 0.1 mH, $R_G = 25 \Omega$	328	mJ			

(1) Typical  $R_{\theta JA}$  = 40°C/W on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.

(2) Max  $R_{0JC}$  = 0.8°C/W, Pulse duration  $\leq$  100  $\mu s,$  duty cycle  $\leq$  1%.



#### **Gate Charge**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications3
	5.1	Electrical Characteristics 3
	5.2	Thermal Information 3
	5.3	Typical MOSFET Characteristics 4
6	Dev	ice and Documentation Support7
	6.1	Receiving Notification of Documentation Updates 7

	6.2	Community Resources	7
	6.3	Trademarks	7
	6.4	Electrostatic Discharge Caution	7
	6.5	Glossary	7
7	Mec	hanical, Packaging, and Orderable	
	Info	rmation	8
	7.1	Q5B Package Dimensions	8
	7.2	Recommended PCB Pattern	9
	7.3	Recommended Stencil Pattern	9
	7.4	Q5B Tape and Reel Information 1	0

# **4** Revision History

DATE	REVISION	NOTES
March 2017	*	Initial release.

# **5** Specifications

## 5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS				
$BV_{DSS}$	Drain-to-source voltage	$V_{GS} = 0 V, I_D = 250 \mu A$	40		V
I <sub>DSS</sub>	Drain-to-source leakage current	$V_{GS} = 0 V, V_{DS} = 32 V$		1	μA
I <sub>GSS</sub>	Gate-to-source leakage current	$V_{DS} = 0 V, V_{GS} = 20 V$		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1.2 1.7	2.3	V
	Drain to course on registeries	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 32 A	1.2	1.6	
R <sub>DS(on)</sub>	Drain-to-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 32 A	0.79	0.96	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 4 V, I <sub>D</sub> = 32 A	147		S
DYNAMI	C CHARACTERISTICS				
C <sub>iss</sub>	Input capacitance		8770	11400	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 V, V_{DS} = 20 V, f = 1 MHz$	832	1080	pF
C <sub>rss</sub>	Reverse transfer capacitance		424	551	pF
$R_{G}$	Series gate resistance		0.9	1.8	Ω
Qg	Gate charge total (4.5 V)		58	75	nC
Qg	Gate charge total (10 V)		118	153	nC
Q <sub>gd</sub>	Drain-to-source voltage     Drain-to-source leakage current     Gate-to-source threshold voltage     Drain-to-source on resistance     Transconductance     C CHARACTERISTICS     Input capacitance     Output capacitance     Series gate resistance     Gate charge total (10 V)     Gate charge gate-to-source     Gate charge at V <sub>th</sub> Output charge     Turnon delay time     Rise time     Turnoff delay time     Fall time	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 32 A	21		nC
Q <sub>gs</sub>			28		nC
Q <sub>g(th)</sub>			15		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	35		nC
t <sub>d(on)</sub>	Turnon delay time		8		ns
t <sub>r</sub>	Rise time	$V_{DS} = 20 V, V_{GS} = 10 V,$	17		ns
t <sub>d(off)</sub>	Turnoff delay time	$I_{DS} = 32 \text{ A}, \text{ R}_{G} = 0 \Omega$	44		ns
t <sub>f</sub>	Fall time		15		ns
DIODE C	CHARACTERISTICS			,	
$V_{SD}$	Diode forward voltage	$I_{SD} = 32 \text{ A}, V_{GS} = 0 \text{ V}$	0.8	1.0	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 20 V, I <sub>F</sub> = 32 A,	31		nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/µs	19		ns

## 5.2 Thermal Information


 $T_A = 25^{\circ}C$  (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\thetaJC}$	Junction-to-case thermal resistance <sup>(1)</sup>			0.8	°C/W
$R_{\thetaJA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>			50	°C/W

(1) R<sub>θJC</sub> is determined with the device mounted on a 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
(2) Device mounted on FR4 material with 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu.


**CSD18510Q5B** SLPS632 – MARCH 2017






# 5.3 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$  (unless otherwise stated)





### **Typical MOSFET Characteristics (continued)**



 $T_A = 25^{\circ}C$  (unless otherwise stated)




# CSD18510Q5B

SLPS632-MARCH 2017

# **Typical MOSFET Characteristics (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise stated)





## 6 Device and Documentation Support

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Texas Instruments

#### **CSD18510Q5B** SLPS632 – MARCH 2017

# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 7.1 Q5B Package Dimensions




DIM	MIL	LIMETERS	
DIM	MIN	NOM	MAX
А	0.80	1.00	1.05
b	0.36	0.41	0.46
С	0.15	0.20	0.25
c1	0.15	0.20	0.25
c2	0.20	0.25	0.30
D1	4.90	5.00	5.10
D2	4.12	4.22	4.32
D3	3.90	4.00	4.10
d	0.20	0.25	0.30
d1	0	.085 TYP	
d2	0.319	0.369	0.419
E	4.90	5.00	5.10
E1	5.90	6.00	6.10
E2	3.48	3.58	3.68
е	1	1.27 TYP	
Н	0.36	0.46	0.56
L	0.46	0.56	0.66
L1	0.57	0.67	0.77
θ	0°	_	_
К	1	1.40 TYP	

8




#### 7.2 Recommended PCB Pattern




For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

### 7.3 Recommended Stencil Pattern



Copyright © 2017, Texas Instruments Incorporated

# 7.4 Q5B Tape and Reel Information



### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance  $\pm 0.2$ .
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD18510Q5B	ACTIVE	VSON-CLIP	DNK	8	2500	RoHS-Exempt & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	CSD18510	Samples
CSD18510Q5BT	ACTIVE	VSON-CLIP	DNK	8	250	RoHS-Exempt & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	CSD18510	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated