

5-V CAN TRANSCEIVER

WITH I/O LEVEL SHIFTING AND LOW-POWER MODE SUPPLY OPTIMIZATION

FEATURES

- Qualified for Automotive Applications
- Meets or Exceeds the Requirements of ISO 11898
- GIFT/ICT Compliant
- ESD Protection up to ±12 kV (Human-Body Model) on Bus Pins
- Level Adapting I/O Voltage Range to Support MCUs With Digital I/Os From 3 V to 5.25 V
- Low-Power Standby Mode <15 μA max
 - SN65HVDA540: No Wake Up
 - SN65HVDA541: Wake Up Powered By V_{IO} Supply So V_{CC} (5 V) Supply May Be Shut Down to Save System Power
- High Electromagnetic Immunity (EMI)
- Low Electromagnetic Emissions (EME)
- Protection
 - Undervoltage Protection on V_{IO} and V_{CC}
 - Bus-Fault Protection of –27 V to 40 V
 - Dominant Time-Out Function
 - Thermal Shutdown Protection
 - Power-Up/Down Glitch-Free Bus Inputs and Outputs

APPLICATIONS

 SAE J2284 High-Speed CAN for Automotive Applications

SN65HVDA540 SN65HVDA541 SLLS981-MAY 2009

- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

DESCRIPTION

The SN65HVDA540/SN65HVDA541 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps)⁽¹⁾.

Designed for operation in especially harsh environments, the SN65HVDA540/SN65HVDA541 features cross-wire, bus over voltage, loss of ground protection, over temperature thermal shut down protection, and a wide common-mode range.

 The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).



FUNCTIONAL BLOCK DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

A A







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The SN65HVDA540/SN65HVDA541 has an I/O supply voltage input pin (V_{IO} , pin 5) to ratiometrically level shift the digital logic input and output levels with repsect to V_{IO} for compatibility with protocol controllers having I/O supply voltages between 3 V and 5.25 V. The V_{IO} supply also powers the low-power bus monitor and wake-up receiver of the SN65HVDA541 allowing the 5 V (V_{CC}) supply to be switched off for additional power savings at the system level during standby mode for either the SN65HVDA540 or SN65HVDA541. The 5 V (V_{CC}) supply needs to be reactivated by the local protocol controller at any time to resume high speed operation if it has been turned off for low-power standby operation. Both of the supply pins have undervoltage detection which place the device in standby mode to protect the bus during an undervoltage event on either the V_{CC} or V_{IO} supply pins. If V_{IO} is undervoltage the RXD pin is 3-statedn and the device does not pass any wake-up signals from the bus to the RXD pin.

STB (pin 8) provides for two different modes of operation: normal mode or low-power standby mode. The normal mode of operation is selected by applying a low logic level to STB. If a high logic level is applied to STB, the device enters standby mode (see Figure 1 and Figure 2). In standby mode, the SN65HVDA541 provides a wake-up receiver and monitor that remains active supplied via the V_{IO} pin so that V_{CC} may be removed allowing a system level reduction in standby current. A dominant signal on the bus longer than the wake-up signal time (t_{BUS}) is passed to the receiver output (RXD, pin 4) by the wake-up bus monitor circuit. The local protocol controller may then return the device to normal mode when the system needs to transmit or fully monitor the messages on the bus. If the bus has a fault condition where it is stuck dominant while the SN65HVDA541 is placed into standby mode, the device locks out the wake-up receiver output to RXD until the fault has been removed to prevent false wake-up signals in the system. Because the SN65HVDA540 does not have a low-power bus monitor and wake-up receiver, it provides a logic high output (recessive) on RXD while in standby mode.









A dominant time-out circuit prevents the driver from blocking network communication in event of a hardware or software failure. The dominant time out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is reset by the next rising edge on TXD.

2



D (SOIC-8) PACKAGE TOP VIEW



TERMINAL FUNCTIONS

TERM	INAL	TVDE	DESCRIPTION
NAME	NO.	TIFE	DESCRIPTION
TXD	1	I	CAN transmit data input (low for dominant bus state, high for recessive bus state)
GND	2	GND	Ground connection
V _{CC}	3	Supply	Transceiver 5-V supply voltage
RXD	4	0	CAN receive data output (low in dominant bus state, high in recessive bus state)
V _{IO}	5	Supply	Transceiver logic-level supply voltage
CANL	6	I/O	Low-level CAN bus line
CANH	7	I/O	High-level CAN bus line
STB	8	I	Standby mode select pin (active high)

ORDERING INFORMATION⁽¹⁾

T _A PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
40%C to 125%C		Deal of 2500	SN65HVDA540QDR	A540Q
-40°C 10 125°C	30IC - D	Reel 01 2000	SN65HVDA541QDR	A541Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

1.1	V _{CC}	Supply voltage range	-0.3 V to 6 V
1.2	V _{IO}	I/O supply voltage range	–0.3 V to 6 V
1.3		Voltage range at bus terminals (CANH, CANL)	–27 V to 40 V
1.4	lo	Receiver output current	20 mA
1.5	VI	Voltage input range (TXD, STB)	–0.3 V to 6 V and V _I \leq V _{IO} + 0.3 V
1.6	TJ	Operating virtual-junction temperature range	-40°C to 150°C
1.7	T _{LEAD}	Lead temperature (soldering, 10 seconds)	260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.



SLLS981-MAY 2009



www.ti.com

ELECTROSTATIC DISCHARGE PROTECTION

PARAMETER		TE	VALUE	
2.1	Human-Body Model ⁽¹⁾		Bus terminals (CANH, CANL) and GND ⁽²⁾	±12 kV
2.2			All pins	±4 kV
2.3	Electrostatic discharge	Charged-Device Model ⁽³⁾	All pins	±1 kV
2.4		Machine Model ⁽⁴⁾		±200 V

Tested in accordance JEDEC Standard 22, Test Method A114-E (1)

Test method based upon JEDEC Standard 22 Test Method A114-E, CANH and CANL bus pins stressed with respect to each other and (2) GND.

(3)

Tested in accordance JEDEC Standard 22, Test Method C101 Tested in accordance JEDEC Standard 22, Test Method A115-A (4)

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
3.1	V _{CC}	Supply voltage		4.75	5.25	V
3.2	V _{IO}	I/O supply voltage		3	5.25	V
3.3	$V_{\text{I}} \text{ or } V_{\text{IC}}$	Voltage at any bus terminal (separately	or common mode)	-12	12	V
3.4	V _{IH}	High-level input voltage	TXD, STB	$0.7 \times V_{IO}$	V _{IO}	V
3.5	V _{IL}	Low-level input voltage	TXD, STB	0	$0.3 \times V_{IO}$	V
3.6	V _{ID}	Differential input voltage, bus	Between CANH and CANL	-6	6	V
3.7	I _{OH}	High-level output current	RXD	-2		mA
3.8	I _{OL}	Low-level output current	RXD		2	mA
3.9	T _A	Operating ambient free-air temperature	See Thermal Characteristics table	-40	125	°C

4

Copyright © 2009, Texas Instruments Incorporated



SUPPLY CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER		TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
4.1			Standby mode	STB at V _{IO} , V _{CC} = 5.25 V, V _{IO} = 3 V, TXD at V _{IO} ⁽²⁾		5	μΑ
4.2	I _{CC}	5-V supply current	Normal mode: Dominant	TXD at 0 V, 60- Ω load, STB at 0 V	50	70	m 4
4.3			Normal mode: Recessive	TXD at $\rm V_{IO},$ No load, STB at 0 V	6	10	ША
4.4			Standby mode	STB at V _{IO} , V _{CC} = 5.25 V or 0 V, RXD floating, TXD at V _{IO}	7	15	
4.5	IIO	I/O supply current	Normal mode (recessive or dominant)	STB at 0 V, V_{CC} = 5.25 V, RXD floating, TXD at 0 V or V_{IO}	75	300	μA
4.6	UV _{VCC}	Undervoltage detection standby mode	on V_{CC} for forced		3.6		V
4.7	V _{HYS(UVVCC)}	Hystersis voltage for un detection on UV _{VCC} for	dervoltage standby mode		200		mV
4.8	UV _{VIO}	Undervoltage detection on V _{IO} for forced standby mode			2.5		V
4.9	V _{HYS(UVVIO)}	Hystersis voltage for un detection on UV _{VIO} for f mode	dervoltage orced standby		100		mV

(1)

All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V. The V_{CC} supply is not needed during standby mode so in the application I_{CC} in standby mode may be zero. If the V_{CC} supply remains, then I_{CC} is per specification with V_{CC}. (2)

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾ MAX	UNIT
5.1	t _{d(LOOP1)}	Total loop delay, driver input to receiver output, recessive to dominant	Figure 44, STP et 0.1/	70	230	
5.2	t _{d(LOOP2)}	Total loop delay, driver input to receiver output, dominant to recessive	Figure 11, STB at 0 V	70	230	ns

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

5

SN65HVDA540 SN65HVDA541

SLLS981-MAY 2009

Texas Instruments

www.ti.com

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
6.1	.,	Bus output voltage	CANH	$V_1 = 0 V_2$ STB at 0 V. $R_1 = 60 \Omega_2$	2.9		4.5	
6.2	V _{O(D)}	(dominant)	CANL	See Figure 3 and Figure 4	0.8		1.75	V
6.3	V _{O(R)}	Bus output voltage (reces	sive)	V_{I} = V_{IO},V_{IO} = 3 V, STB at 0 V, R_{L} = 60 $\Omega,$ See Figure 3 and Figure 4	2	2.5	3	V
6.4	Vo	Bus output voltage (stand	by mode)	STB at V _{IO} , R _L = 60 Ω , See Figure 3 and Figure 4	-0.1		0.1	V
6.5	V	Differential output voltage	(dominant)	$V_I = 0 V$, $R_L = 60 \Omega$, STB at 0 V, See Figure 3, Figure 4, and Figure 5	1.5		3	V
6.6	VOD(D)	Differential output voltage	(dominant)	$V_I = 0 V$, $R_L = 45 \Omega$, STB at 0 V, See Figure 3, Figure 4, and Figure 5	1.4		3	v
6.7	V _{OD(R)}	Differential output voltage	(recessive)	$V_I = 3 V$, STB at 0 V, $R_L = 60 \Omega$, See Figure 3 and Figure 4	-0.012		0.012	V
6.8	- ()			$V_1 = 3 V$, STB at 0 V, No load	-0.5		0.05	
6.9	V _{SYM}	Output symmetry (domina recessive) (V _{O(CANH)} + V _O	int or (CANL)	STB at 0 V, $R_L = 60 \Omega$, See Figure 15	0.9 V _{CC}	V_{CC}	1.1 V _{CC}	V
6.10	V _{OC(ss)}	Steady-state common-mo voltage	de output	STB at 0 V, $R_L = 60 \Omega$,	2	2.5	3	V
6.11	$\Delta V_{OC(ss)}$	Change in steady-state common-mode output vol	tage	See Figure 10		30		mV
6.12	I _{IH}	High-level input current, T	XD input	TXD at V _{IO}	-2		2	μΑ
6.13	I _{IL}	Low-level input current, T	XD input	TXD at 0 V	-100		-7	μA
6.14	I _{O(off)}	Power-off TXD output curr	rent	$V_{CC} = 0 V, V_{IO} = 0V,$ TXD at 5.25 V			1	μΑ
6.15				V _{CANH} = -12 V, CANL open, See Figure 13	-120	-85		
6.16	╡.	Short-circuit steady-state output	output	V _{CANH} = 12 V, CANL open, See Figure 13		0.5	1	0
6.17	IOS(ss)	current		V _{CANL} = -12 V, CANH open, See Figure 13	-1	-0.6		mA
6.18			V _{CANL} = 12 V, CANH open, See Figure 13		75	120		
6.19	Co	Output capacitance		See receiver input capacitance				

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
7.1	t _{PLH}	Propagation delay time, low-to-high level output	STB at 0 V, See Figure 6		65	120	
7.2	t _{PHL}	Propagation delay time, high-to-low level output	STB at 0 V, See Figure 6		50	120	~~
7.3	t _r	Differential output signal rise time	STB at 0 V, See Figure 6		25		ns
7.4	t _f	Differential output signal fall time	STB at 0 V, See Figure 6		45		
7.5	t _{en}	Enable time from standby mode to dominant	See Figure 9			10	μs
7.6	t _(dom)	Dominant time out	See Figure 12	300	400	700	μs

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

Copyright © 2009, Texas Instruments Incorporated



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
8.1	V _{IT+}	Positive-going input threshold voltage, normal mode	STB at 0 V, See Differential Input Voltage Threshold Test		800	900	mV
8.2	V _{IT-}	Negative-going input threshold voltage, normal mode	STB at 0 V, See Differential Input Voltage Threshold Test	500	650		mV
8.3	V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} -)		100	125		mV
8.4	V _{IT}	Input threshold voltage, standby mode (SN65HVDA541 only)	STB at V _{IO}	400		1150	mV
8.5	V _{OH}	High-level output voltage, RXD	$I_{O} = -2$ mA, See Figure 8	$0.8 \times V_{IO}$			V
8.6	V _{OL}	Low-level output voltage, RXD	I _O = 2 mA, See Figure 8			$0.2 \times V_{IO}$	V
8.7	I _{I(off)}	Power-off bus input current	CANH = CANL = 5 V, V _{CC} at 0 V, V _{IO} at 0 V, TXD at 0 V			3	μA
8.8	I _{O(off)}	Power-off RXD leakage current	$\rm V_{CC}$ at 0 V, $\rm V_{IO}$ at 0 V, RXD at 5.25 V			20	μA
8.9	CI	Input capacitance to ground (CANH or CANL)	TXD at V _{IO} , V _{IO} at 3.3 V, V _I = 0.4 sin (4E6πt) + 2.5 V		13		pF
8.10	C _{ID}	Differential input capacitance	TXD at V _{IO} , V _{IO} = 3.3 V, V _I = 0.4 sin(4E6πt)		6		pF
8.11	R _{ID}	Differential input resistance	TXD at V _{IO} , V _{IO} = 3.3 V, STB at 0 V	29		80	kΩ
8.12	R _{IN}	Input resistance (CANH or CANL)	TXD at V_{IO} , V_{IO} = 3.3 V, STB at 0 V	14.5	25	40	kΩ
8.13	R _{I(m)}	Input resistance matching [1 – (R _{IN(CANH)} /R _{IN(CANL)})] × 100%	$V_{(CANH)} = V_{(CANL)}$	-3	0	3	%

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
9.1	t _{PLH}	Propagation delay time, low-to-high-level output			85	150	ns
9.2	t _{PHL}	Propagation delay time, high-to-low-level output	STP at 0.1/ See Figure 9		55	130	ns
9.3	t _r	Output signal rise time	STE at 0 V, See Figure o		8		ns
9.4	t _f	Output signal fall time			8		ns
9.5	t _{BUS}	Dominant time required on bus for wake-up from standby (SN65HVDA541 only)	STB at V _{IO} , See Figure 14	1.5		5	μs
9.6	t _{CLEAR}	Recessive time on the bus to clear the standby mode receiver output (RXD) if standby mode is entered while bus is dominant (SN65HVDA541 only)		1.5		5	μs

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

STB PIN CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
10.1	I _{IH}	High-level input current	STB at V _{IO}		15	۸
10.2	IIL	Low-level input current	STB at 0 V	-20		μΑ

(1) All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 3.3 V.

SLLS981-MAY 2009

SN65HVDA540 SN65HVDA541

SLLS981-MAY 2009



www.ti.com

THERMAL CHARACTERISTICS

over recommended operating conditions, $T_J = -40^{\circ}C$ to 150°C (unless otherwise noted)

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
11.1	0	Junction-to-air thermal	Low-K thermal resistance ⁽²⁾		140		00 AM
11.2	11.2 ⁰ JA	resistance ⁽¹⁾	High-K thermal resistance ⁽²⁾	109			-C/W
11.3	θ_{JB}	Junction-to-board thermal resistance			50		°C/W
11.4	θ_{JC}	Junction-to-case thermal resistance			56		°C/W
11.5	PD	Average power dissipation	$\label{eq:VCC} \begin{array}{l} V_{CC}=5 \mbox{ V}, \mbox{ V}_{IO}=3.3 \mbox{ V}, \mbox{ T}_J=27^{\circ} \mbox{ C}, \mbox{ R}_L=60 \mbox{ \Omega}, \\ \mbox{ STB at 0 V, Input to TXD at 500 kHz,} \\ \mbox{ 50\% duty cycle square wave,} \\ \mbox{ C}_L \mbox{ at RXD}=15 \mbox{ pF} \end{array}$		112		mW
11.6			$ \begin{array}{l} V_{CC}=5.5 \text{ V}, \ V_{IO}=3.3 \text{ V}, \ T_J=130^{\circ}\text{C}, \\ R_L=45 \ \Omega, \ \text{STB} \ \text{at} \ 0 \ \text{V}, \ \text{Input to} \ \text{TXD} \ \text{at} \ 500 \ \text{kHz}, \\ 50\% \ \text{duty} \ \text{cycle} \ \text{square} \ \text{wave}, \ C_L \ \text{at} \ \text{RXD}=15 \ \text{pF} \end{array} $	170			
11.7		Thermal shutdown temperature			185		°C

(1)

The junction temperature (T_J) is calculated using the following T_J = T_A + (P_D × θ_{JA}) Tested in accordance with the Low-K (EIA/JESD51-3) or High-K (EIA/JESD51-7) thermal metric definitions for leaded surface-mount (2)packages.

OPERATING MODE SELECTION

V _{cc}	V _{IO}	STB ⁽¹⁾	BUS STATE	RXD STATE
$V_{CC} \ge UV_{VCC}$	$V_{IO} \ge UV_{VIO}$	L	Normal Mode	Mirrors bus state
$V_{CC} \ge UV_{VCC}$	$V_{IO} \ge UV_{VIO}$	Н	Standby Mode	Mirrors bus state via wake-up filter ⁽²⁾
$V_{CC} \le UV_{VCC}$	$V_{IO} \ge UV_{VIO}$	Х	Standby Mode (Forced)	Mirrors bus state via wake-up filter ⁽²⁾
$V_{CC} \ge UV_{VCC}$	$V_{IO} \le UV_{VIO}$	Х	Standby Mode (Forced) ⁽³⁾	3-state

(1) H = high level, L = low level, X = irrelevant

SN65HVDA541 only. SN65HVDA540 RXD state is recessive. When V_{IO} is undervoltage, the device is forced into standby mode with respect to the CAN bus since there is not a valid digitial (2) (3) reference to determine the digital I/O states or power the wake-up receiver.

8



FUNCTION TABLES

DRIVER

INP	UTS	OUT			
TXD ⁽¹⁾	STB ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	BUSSIAIE	
L	L	Н	L	DOMINANT	
Н	L	Z	Z	RECESSIVE	
Open	L	Z	Z	RECESSIVE	
X	H or Open	Y	Y	RECESSIVE	

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Y = weak pull down to GND, Z = high impedance

RECEIVER

DIFFERENTIAL INPUTS V _{ID} = V(CANH) – V(CANL)	STB ⁽¹⁾	OUTPUT RX	BUS STATE		
X	H or Open	SN65HVDA540 ⁽²⁾ H		Х	
V _{ID} ≥ 1.15 V		SN65HVDA541 ⁽³⁾	L	DOMINANT	
0.4 V < V _{ID} < 1.15 V			?	?	
$V_{ID} \le 0.4 V$			Н	RECESSIVE	
V _{ID} ≥ 0.9 V	L	L		DOMINANT	
0.5 V < V _{ID} < 0.9 V	L	?		?	
$V_{ID} \le 0.5 V$	L	Н		RECESSIVE	
Open	Х	Н		RECESSIVE	

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Y = weak pull down to GND, Z = high impedance

(2) While STB is high (standby mode) the RXD output of the SN65HVDA540 is always high (recessive) because it has no wake-up receiver

(3) While STB is high (standby mode) the RXD output of the SN65HVDA541 functions according to the levels above and the wake-up conditions shown in Figure 1 and Figure 2.

PARAMETER MEASUREMENT INFORMATION







Figure 4. Bus Logic-State Voltage Definitions

9



PARAMETER MEASUREMENT INFORMATION (continued)



Figure 5. Driver V_{OD} Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z₀ = 50 Ω .
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 6. Driver Test Circuit and Voltage Waveforms







- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 8. Receiver Test Circuit and Voltage Waveforms



	INPUT	OUTPUT				
V _{CANH}	VCANL	V _{ID}	R			
–11.1 V	–12 V	900 mV	L			
12 V	11.1 V	900 mV	L	V		
-6 V	–12 V	6 V	L	VOL		
12 V	6 V	6 V	L			
–11.5 V	–12 V	500 mV	Н			
12 V	11.5 V	500 mV	Н			
–12 V	–6 V	6 V	Н	V _{OH}		
6 V	12 V	6 V	Н			
Open	Open	Х	Н			







SN65HVDA540

SN65HVDA541

SLLS981-MAY 2009

- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within ±20%.
- B. All V₁ input pulses are from 0 V to V₁₀ and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 25 kHz, 50% duty cycle.

Figure 9. ten Test Circuit and Waveforms



A. All V₁ input pulses are from 0 V to V₁₀ and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 10. Common-Mode Output Voltage Test and Waveforms



Texas Instruments

www.ti.com



- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within ±20%.
- B. All V₁ input pulses are from 0 V to V₁₀ and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 11. t_(LOOP) Test Circuit and Waveform



- A. $C_L = 100 \text{ pF}$ includes instrumentation and fixture capacitance within ±20%.
- B. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.

Figure 12. Dominant Time-Out Test Circuit and Waveforms









- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. For V_I bit width \leq 0.7 µs, V_O = V_{OH}. For V_I bit width \geq 5 µs, V_O = V_{OL}. V_I input pulses are supplied from a generator with the following characteristics: t_f/t_f < 6 ns.

Figure 14. t_{BUS} Test Circuit and Waveforms



A. All V_I input pulses are from 0 V to V_{IO} and supplied by a generator having the following characteristics: $t_r/t_f \le 6$ ns, Pulse Repetition Rate (PRR) = 250 kHz, 50% duty cycle.

Figure 15. Driver Output Symmetry Test Circuit

Submit Documentation Feedback 13

SN65HVDA540 SN65HVDA541 SLLS981-MAY 2009

TEXAS INSTRUMENTS

www.ti.com

Equivalent Input and Output Schematic Diagrams







APPLICATION INFORMATION



Figure 16. Typical Application Using 3.3 V I/O voltage level

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback 15



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVDA540QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A540Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVDA540 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Automotive: SN65HVDA540-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated