#### **Description**

FIDS

The SMDAxxC-7 series of transient voltage suppressors are designed to protect components which are connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD), electrical fast transients(EFT), and lightning.


TVS diodes are characterized by their high surge capability, low operating and clamping voltages, and fast response time. This makes them ideal for use as board level protection of sensitive semiconductor components, The SMDAxxC-7 is designed to provide transient suppression on multiple data lines and I/O ports. The low profile SO-8 design allows the user to protect up to seven data and I/O lines with one package.

The SMDAxxC-7 TVS diode array will meet the surge requirements of IEC 61000-4-2(Formerly IEC 801-2), Level 4, "Human Body Model" for air and contact discharge.

#### **Mechanical Characteristics**

- ♦ JEDEC SO-8 package
- ◆ Molding compound flammability rating: UL 94V-0
- Marking: Part number
- ◆ Packaging: Tube or Tape and Reel per EIA 481

#### Dimensions and Pin Configuration



SO-8~(~Top View)

## **Ordering Information**


#### **Features**

- Transient protection for data lines to IEC 61000-4-2(ESD) ±15KV(air), ±8KV(contact) IEC 61000-4-4(EFT) 40A(5/50ns)
   IEC 61000-4-5(Lightning)12A(8/20µs)
- Small SO-8 surface mount package
- Protects seven I/O lines
- ♦ Working voltages: 5V, 12V, 15V and 24V
- Low leakage current
- Low operating and clamping voltages
- Solid-state silicon avalanche technology

#### **Applications**

- RS-232 and RS-422 Data Lines
- Microprocessor Based Equipment
- LAN/WAN Equipment
- Notebooks, Desktops, and Servers
- Instrumentation
- Peripherals
- Set Top Box
- Serial and Parallel Ports

## **Marking Information**



xx represents the voltage Dot denotes Pin1

Pa	rt Number	Marking	Packaging	Reel Size
SN	/IDAxxC-7	SMDAxxC-7	2500/Tape & Reel	13 inch

## Absolute Maximum Ratings (T<sub>A</sub>=25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Peak Pulse Power(8/20µs)	Ppk	300	W
Lead Soldering Temperature	ΤL	260(10 sec.)	°C
Operating Temperature Range	TJ	−55 to +125	°C
Storage Temperature Range	Tstg	−55 to +150	°C

## Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise specified)

SMDA05C-7 (Marking Code:SMDA05C-7)							
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	
Reverse Working Voltage	VRWM			5	V		
Reverse Breakdown Voltage	Vbr	6			V	IT = 1mA	
Reverse Leakage Current	I <sub>R</sub>			20	μA	VRWM = 5V,T=25°C	
Clamping Voltage	Vc			9.8	V	IPP = 1A (8 x 20µs pulse)	
Maximum Peak Pulse Current	IPP			17	А	tp=8/20µs	
Junction Capacitance	CJ			350	pF	VR = 0V, f = 1MHz	

SMDA12C-7 (Marking Code:SMDA12C-7)							
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	
Reverse Working Voltage	Vrwm			12	V		
Reverse Breakdown Voltage	Vbr	13.3			V	IT = 1mA	
Reverse Leakage Current	IR			1	μA	VRWM = 12V,T=25°C	
Clamping Voltage	Vc			19	V	IPP = 1A (8 x 20µs pulse)	
Maximum Peak Pulse Current	IPP			12	А	tp=8/20µs	
Junction Capacitance	Сл			120	pF	VR = 0V, f = 1MHz	

SMDA15C-7 (Marking Code:SMDA15C-7)						
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition
Reverse Working Voltage	Vrwм			15	V	
Reverse Breakdown Voltage	Vbr	16.7			V	IT = 1mA
Reverse Leakage Current	IR			1	μA	VRWM = 15V,T=25°C
Clamping Voltage	Vc			24	V	IPP = 1A (8 x 20µs pulse)
Maximum Peak Pulse Current	IPP			10	A	tp=8/20µs
Junction Capacitance	CJ			75	pF	VR = 0V, f = 1MHz




SMDA24C-7 (Marking Code:SMDA24C-7)							
Parameter	Symbol	Min	Тур	Max	Unit	Test Condition	
Reverse Working Voltage	Vrwm			24	V		
Reverse Breakdown Voltage	Vbr	26.7			V	IT = 1mA	
Reverse Leakage Current	IR			1	μA	VRWM = 24V,T=25°C	
Clamping Voltage	Vc			43	V	IPP = 1A (8 x 20µs pulse)	
Maximum Peak Pulse Current	IPP			5	А	tp=8/20µs	
Junction Capacitance	Сл			50	pF	VR = 0V, f = 1MHz	




## **Typical Characteristics**


-FIRST

#### Non-Repetitive Peak Pulse Power vs. Pulse Time





#### **Pulse Waveform**



 Tek Run: 5.00GS/s
 Sample
 Imm

 Imm
 Imm
 Imm
 Imm

 Imm
 Imm
 Imm
 Imm
 Imm

 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm
 Imm

IEC 61000-4-2 Discharge Parameters

Level	First Peak Current	Peak Current at 30 ns	Peak Current at 60 ns	Test Voltage (Contact Discharge)	Test Voltage (Air Discharge)
	(A)	(A)	(A)	(kV)	(kV)
1	7.5	4	8	2	2
2	15	8	4	4	4
3	22.5	12	6	6	8
4	30	16	8	8	15



### **Applications Information**

# Device Connection for Protection of Seven Data Lines

The SMDAxxC-7 is designed to protect up to 7 data or I/O lines. They are bidirectional devices and may be used on lines where the signal polarities are above and below ground.

The SMDAxxC-7 TVS arrays employs a monolithic structure. Therefore, the working voltage (VRWM) and breakdown voltage (VBR) specifications apply to the differential voltage between any two data line pins.For example, the SMDA24C-7 is designed for a maximum voltage excursion of  $\pm 12V$  between any two data lines.


The device is connected as follows:

Pins 1, 2, 3, 4, 5, 6 and 7 are connected to the lines that are to be protected. Pin 8 is connected to ground. The ground connections should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces.

# Circuit Board Layout Recommendations for Suppression of ESD.


Good circuit board layout is critical for the suppression of ESD induces transients. The following guidelines are recommended:

- Place the TVS near the input terminals or connectors to restrict transient coupling.
- Minimize the path length between the TVS and the protected line.
- Minimize all conductive loops including power and ground loops.
- The ESD transient return path to ground should be kept as short as possible.
- Never run critical signals near board edges.
- Use ground planes whenever possible.



Circuit Diagram


#### Connection Diagram






# SO-8 Package Outline Drawing

FIRST






	DIMENSIONS							
SY	М	ILLIMETE	RS	INCHES				
М	MIN	NOM	MAX	MIN	NOM	MAX		
А	1.35		1.75	0.053		0.069		
A1	0.10		0.25	0.004		0.010		
A2	1.25		1.65	0.049		0.065		
b	0.31		0.51	0.012		0.020		
С	0.17		0.25	0.007		0.010		
D	4.80	4.90	5.00	0.189	0.193	0.197		
E1	3.80	3.90	4.00	0.150	0.154	0.157		
Е		6.00 BS0	0	(	0.236 BSC			
е		1.27 BS0	C	0.050 BSC				
h	0.25		0.50	0.010		0.020		
L	0.40	0.72	1.04	0.016	0.028	0.041		
L1		(1.04)			(0.041)			
Ν		8			8			
θ1	0°		8°	0°		8°		
aaa		0.10		0.004				
bbb		0.25		0.010				
CCC		0.20			0.008			

#### 


🛆 aaa C



7

## Suggested Land Pattern

A2 A



0)/14	DIMENSIONS					
SYM	MILLIMETERS	INCHES				
С	(5.20)	0.205				
G	3.00	0.118				
Р	1.27	0.050				
Х	0.60	0.024				
Y	2.20	0.087				
Z	7.40	0.291				

## **Contact Information**

Changzhou D-first Electronics CO.,Ltd. www.first-electronic.com Email: yf@first-electronic.cn Phone: +86 (0519) 8817 1671

