

# TF2181M

# High-Side and Low-Side Gate Driver

#### **Features**

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- 1.9A source / 2.3A sink output current capability
- Outputs tolerant to negative transients
- Wide low side gate driver supply voltage: 10V to 20V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

### **Description**

The TF2181M is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF2181M's high side to switch to 600V in a bootstrap operation.

The TF2181M logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The TF2181M is offered in PDIP-8 and SOIC-8(N) packages and operate over an extended -40 °C to +125 °C temperature range.



SOIC-8(N)

# **Applications**


- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers

# **Ordering Information**

Year Year Week Week


PART NUMBER	PACKAGE	PACK / Qty	MARK
TF2181M-3AS	PDIP-8	Tube / 50	TF2181M Lot ID
TF2181M-TAU	SOIC-8(N)	Tube / 100	TF2181M
TF2181M-TAH	SOIC-8(N)	T&R / 2500	Lot ID

# **Typical Application**



www.tfsemi.com Rev 1.2






**Top View:** SOIC-8

#### **TF2181M**

# **Pin Descriptions**

PIN NAME	PIN NUMBER	PIN DESCRIPTION
HIN	1	Logic input for high-side gate driver output, in phase with HO.
LIN	2	Logic input for low-side gate driver output, in phase with LO.
COM	3	Low-side and logic return
LO	4	Low-side gate drive output
V <sub>cc</sub>	5	Low-side and logic fixed supply
V <sub>s</sub>	6	High-side floating supply return
НО	7	High-side gate drive output
V <sub>B</sub>	8	High-side floating supply

# **Functional Block Diagram**





# **Absolute Maximum Ratings (NOTE1)**

# High-Side and Low-Side Gate Driver

V <sub>B</sub> - High side floating supply voltage	0.3V to +624V
V <sub>s</sub> - High side floating supply offset voltage\	$V_B$ -24V to $V_B$ +0.3V
V <sub>HO</sub> -High side floating output voltage	$V_s$ -0.3Vto $V_B$ +0.3V
dV <sub>s</sub> /dt-Offset supply voltage transient	50 V/ns
V <sub>cc</sub> - Low-side fixed supply voltage	0.3V to +24V
V <sub>10</sub> - Low-side output voltage	$-0.3V \text{ to V}_{cc} + 0.3V$
V <sub>IN</sub> - Logic input voltage (HIN and LIN)	$-0.3V$ to $V_{CC}^{CC} + 0.3V$

**NOTE1** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$P_D$ - Package power dissipation at $T_A \le 25$ °C SOIC-8	0.625W
SOIC-8(N) Thermal Resistance (NOTE2) $\theta_{JA}$	0 °C/W
T <sub>J</sub> - Junction operating temperature+ T <sub>L</sub> - Lead Temperature (soldering, 10 seconds) T <sub>stg</sub> - Storage temerature55 to	-300°C

**NOTE2** Thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

# **Recommended Operating Conditions**

Symbol	Parameter	MIN	MAX	Unit
V <sub>B</sub>	High side floating supply absolute voltage	V <sub>s</sub> + 10	V <sub>s</sub> + 20	V
V <sub>s</sub>	High side floating supply offset voltage	NOTE3	600	V
V <sub>HO</sub>	High side floating output voltage	V <sub>s</sub>	V <sub>B</sub>	V
V <sub>cc</sub>	Low side fixed supply voltage	10	20	V
V <sub>LO</sub>	Low side output voltage	0	V <sub>cc</sub>	V
V <sub>IN</sub>	Logic input voltage (HIN and LIN)	0	5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

**NOTE3** Logic operational for VS of -5V to +600V.

Jun. 2021



# **DC Electrical Characteristics** (NOTE4)

 $V_{\text{BIAS}}(V_{\text{CC}},V_{\text{BS}}) = 15\text{V}, T_{\text{A}} = 25~^{\circ}\text{C}$  , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
V <sub>IH</sub>	Logic "1" input voltage		2.5			
V <sub>IL</sub>	Logic "0" input voltage	V <sub>cc</sub> = 10V to 20V			0.8	
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	$I_O = 0A$			1.4	V
V <sub>OL</sub>	Low level output voltage, V <sub>o</sub>	I <sub>O</sub> = 20mA			0.2	
I <sub>LK</sub>	Offset supply leakage current	VB = VS = 600V			50	
I <sub>BSQ</sub>	Quiescent V <sub>BS</sub> supply current	V <sub>IN</sub> = 0V or 5V	20	60	150	μΑ
I <sub>ccq</sub>	Quiescent V <sub>CC</sub> supply current	V <sub>IN</sub> = 0V or 5V	50	120	240	μА
I <sub>IN+</sub>	Logic "1" input bias current	V <sub>IN</sub> = 5V		25	60	
I <sub>IN-</sub>	Logic "0" input bias current	V <sub>IN</sub> = 0V			5.0	μΑ
$V_{BSUV+}$	V <sub>BS</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	
$V_{BSUV}$	V <sub>BS</sub> supply under-voltage negative going threshold		7.4	8.2	9.0	V
V <sub>CCUV+</sub>	V <sub>CC</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	
V <sub>CCUV</sub> -	V <sub>CC</sub> supply under-voltage negative going threshold		7.4	8.2	9.0	
I <sub>O+</sub>	Output high short circuit pulsed current	$V_O = 0V$ , PW $\leq 10 \mu s$	1.4	1.9		
I <sub>0-</sub>	Output low short circuit pulsed current	$V_0 = 15V, PW \le 10 \mu s$	1.7	2.3		A

**NOTE4** The  $V_{IM}$ ,  $V_{TH}$ , and  $I_{IM}$  parameters are applicable to the two logic input pins: LIN and HIN. The  $V_0$  and  $I_0$  parameters are applicable to the respective output pins: HO and LO.


**NOTE5** For optimal operation, it is highly recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum with a pulse width of 360ns minimum.



AC Electrical Characteristics  $V_{BIAS}(V_{CC}, V_{BS}) = 15V, C_L = 1000 pF, and T_A = 25 \, ^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t <sub>on</sub>	Turn-on propogation delay	$V_s = 0V$		180	270	
t <sub>off</sub>	Turn-off propogation delay	V <sub>s</sub> = 0V or 600V		220	330	
t <sub>DM</sub>	Delay matching, HS & LS turn-on/off				35	
t <sub>r</sub>	Turn-on rise time	.,		40	60	ns
t <sub>f</sub>	Turn-off fall time	$V_s = 0V$		20	35	

Jun. 2021 5






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions




Figure 3. Switching Time Waveform Definitions

# **Application Information**

#### High-Side and Low-Side Gate Driver





Figure 4. Primary side of Full Bridge converter using TF2181M

- RRG1, RRG2, RRG3, and RRG4 values are typically between  $0\Omega$  and  $10\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $10\Omega$  is used in this example.
- It is **highly recommended** that the input pulse (to HIN and LIN) should have an amplitude of 2. 5V minimum (for VDD=15V) with a minimum pulse width of 360ns.
- **RG1**, RG2, RG3, and RG4 values are typically between 20Ω and 100Ω, exact value decided by MOSFET junction capacitance and drive current of gate driver;  $50\Omega$  is used in this example.
- RB1 and RB2 value is typically between  $3\Omega$  and  $20\Omega$ , exact value depending on bootstrap capacitor value and amount of current limiting required for bootstrap capacitor charging;  $10\Omega$  is used in this example. Also DB1 and DB2 should be an ultra fast diode of 1A rating minimum and voltage rating greater than system operating voltage.



# **Package Dimensions (SOIC-8 N)**

Please contact support@tfsemi.com for package availability.



NOTES: UNLESS OTHERWISE SPECIFIED

1. REFERENCE JEDEC REGISTRATION MS-012, VARIATION AA.

CONTROLLING DIMENSION IS MILLIMETER
VALUES IN [ ] ARE INCHES
DIMENSIONS IN [ ] FOR REFERENCE ONLY

Jun. 2021



Rev.	Change	Owner	Date
1.0	First release, final datasheet	Keith Spaulding	8/5/2020
1.1	Changed IO- min.	Keith Spaulding	10/15/2020
1.2	Application notes update	Raj Selvaraj	06/22/2021

# **Important Notice**

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2021 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited , reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com.