











HD3SS3212-Q1

SLASEQ6A - SEPTMEBER 2018-REVISED JUNE 2019

HD3SS3212-Q1 Two-Channel Differential 2:1/1:2 USB3.2 Mux/Demux

Features

- AEC-Q100 Qualified for automotive applications
 - Temperature grade 2: –40°C to +105°C, T_A
- Provides MUX/DEMUX solution for USB Type-C™ ecosystem for USB 3.2 Gen 1 and Gen 2 data rates
- Compatible with MIPI DSI/CSI, FPD-Link III, LVDS, and PCIe Gen II, III
- Operates up to 10 Gbps
- Wide -3-dB Differential BW of over 8 GHz
- Excellent dynamic characteristics (at 5 GHz)
 - Crosstalk = -28 dB
 - Off isolation = -19 dB
 - Insertion loss = -2 dB
 - Return loss = -8 dB
- Bidirectional "Mux/De-Mux" differential switch
- Supports common mode voltage 0 V to 2 V
- Single supply voltage V_{CC} of 3.3 V
- Available in automotive friendly QFN package (2.5 mm x 4.5 mm at 0.5 mm pitch)

2 Applications

- USB Type-C™ ecosystem
- Automotive media interface
- Head unit
- Rear seat entertainment
- FPD-Link II and FPD-Link III switching
- MIPI DSI/CSI-2 switching

3 Description

The HD3SS3212-Q1 is a high-speed bidirectional passive switch in mux or demux configurations. It is suited for USB Type-C[™] application that supports USB 3.2 Gen 1 and Gen 2 data rates. The SEL control pin provides switching on differential channels between Port B or Port C to Port A.

The HD3SS3212-Q1 is a generic analog differential passive switch. It works for any high-speed interface application requiring a common mode voltage range of 0 V to 2 V and differential signaling with differential amplitude up to 1800 mVpp. Adaptive tracking ensures the channel remains unchanged for the entire common mode voltage range.


Excellent dynamic characteristics of the device allows high-speed switching, minimum attenuation to the signal eye diagram, and with little added jitter. It consumes less than 1.65 mW of power when operational. The OEn pin has a shutdown mode resulting in less than 0.02 µW.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
HD3SS3212-Q1	V()EN (20)	2.50 mm × 4.50 mm × 0.5-mm pitch

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2018, Texas Instruments Incorporated



Table of Contents

1	Features 1	8.3 Feature Description
2	Applications 1	8.4 Device Functional Modes 10
3	Description 1	9 Application and Implementation 1
4	Revision History2	9.1 Application Information 1
5	Pin Configuration and Functions3	9.2 Typical Applications 14
6	Specifications4	9.3 Systems Examples
•	6.1 Absolute Maximum Ratings 4	10 Power Supply Recommendations 18
	6.2 ESD Ratings	11 Layout 18
	6.3 Recommended Operating Conditions 4	11.1 Layout Guidelines 18
	6.4 Thermal Information	11.2 Layout Example18
	6.5 Electrical Characteristics	12 Device and Documentation Support 19
	6.6 High-Speed Performance Parameters 5	12.1 Receiving Notification of Documentation Updates 1
	6.7 Switching Characteristics	12.2 Community Resources 1
7	Parameter Measurement Information 6	12.3 Trademarks 1
8	Detailed Description9	12.4 Electrostatic Discharge Caution 19
	8.1 Overview	12.5 Glossary 19
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information1

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2018) to Revision A

Page



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
V _{CC}	6	Р	3.3-V power	
OEn	2	I	Active-low chip enable L: Normal operation H: Shutdown	
A0p	3	I/O	Port A, channel 0, high-speed positive signal	
A0n	4	I/O	Port A, channel 0, high-speed negative signal	
GND	5, 11, 20	G	Ground	
A1p	7	I/O	Port A, channel 1, high-speed positive signal	
A1n	8	I/O	Port A, channel 1, high-speed negative signal	
SEL	9	I	Port select pin. L: Port A to Port B H: Port A to Port C	
C1n	12	I/O	Port C, channel 1, high-speed negative signal (connector side)	
C1p	13	I/O	Port C, channel 1, high-speed positive signal (connector side)	
C0n	14	I/O	Port C, channel 0, high-speed negative signal (connector side)	
C0p	15	I/O	Port C, channel 0, high-speed positive signal (connector side)	
B1n	16	I/O	Port B, channel 1, high-speed negative signal (connector side)	
В1р	17	I/O	Port B, channel 1, high-speed positive signal (connector side)	
B0n	18	I/O	Port B, channel 0, high-speed negative signal (connector side)	
В0р	19	I/O	Port B, channel 0, high-speed positive signal (connector side)	
NC1	1	NA		
NC2	10	NA	Can be left not connected or can be fed to V _{CC} or tied to GND.	

⁽¹⁾ The high-speed data ports incorporate $20-k\Omega$ pulldown resistors that are switched in when a port is not selected and switched out when the port is selected.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	4	V	
	Valtage	Differential I/O	-0.5	2.5	\/
	Voltage	Control pins	-0.5	V _{CC} + 0.5	V
T _{stg}	Storage temperature	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under *Recommended OperatingConditions*. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2		
		Charged-device model (CDM), per AEC Q100- 011 CDM ESD Classification Level C6	±500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.7	3.6	٧
V_{ih}	Input high voltage (SEL, OEn pins)		1.7	V_{CC}	٧
V _{il}	Input low voltage (SEL, OEn pins)	Input low voltage (SEL, OEn pins)			
V_{diff}	High-speed signal pins differential voltage	High-speed signal pins differential voltage			
V _{cm}	High speed signal pins common mode voltage	0	2	٧	
T _A	Operating free-air/ambient temperature	HD3SS3212-Q1	-40	105	°C

6.4 Thermal Information

		HD3SS3212-Q1	
	THERMAL METRIC ⁽¹⁾	RKS (VQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	32	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	16.7	°C/W

(1) For more information about traditional and new thermalmetrics, see the Semiconductor and IC Package ThermalMetrics application report.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC}	Device active current	V _{CC} = 3.3 V, OEn = 0		0.5	0.8	mA
I _{STDN}	Device shutdown current	V _{CC} = 3.3 V, OEn = V _{CC}		0.005	1	μA
C _{ON}	Output ON capacitance to GND			0.6		pF
C _{OFF}	Output OFF capacitance to GND			0.8		pF
R _{ON}	Output ON resistance	$V_{CC} = 3.3 \text{ V}; V_{CM} = 0 \text{ to } 2 \text{ V};$ $I_{O} = -8 \text{ mA}$		5	8	Ω
ΔR_{ON}	On-resistance match between pairs of the same channel	$V_{CC} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 2.35 \text{ V}; I_{O} = -8 \text{ mA}$			0.7	Ω
R _{FLAT_ON}	On-resistance flatness R _{ON} (MAX) – R _{ON} (MIN)	$V_{CC} = 3.3 \text{ V}; -0.35 \text{ V} \le V_{IN} \le 2.35 \text{ V}$			1	Ω
I _{IH,CTRL}	Input high current, control pins (SEL, OEn)				1	μΑ
I _{IL,CTRL}	Input low current, control pins (SEL, OEn)				1	μA
I _{IH,HS}	Input high current, high-speed pins [Ax/Bx/Cx][p/n]	V _{IN} = 2 V for selected port, A and B with SEL = 0, and A and C with SEL = V _{CC}			1	μΑ
I _{IH,HS}	Input high current, high-speed pins [Ax/Bx/Cx][p/n]	$V_{IN} = 2$ V for non-selected port, C with SEL = 0, and B with SEL = $V_{CC}^{(1)}$		100	140	μA
I _{IL,HS}	Input low current, high-speed pins [Ax/Bx/Cx][p/n]				1	μA

⁽¹⁾ There is a 20-k Ω pull-down in non-selected port.

6.6 High-Speed Performance Parameters

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		f = 0.3 MHz		-0.4		
		f = 0.625 MHz		-0.4		
IL	Differential insertion loss	f = 2.5 GHz		-1		dB
		f = 4 GHz		-1.8		
		f = 5 GHz		-2.0		
BW	-3-dB bandwidth			9		GHz
		f = 0.3 MHz		-25		
0	Differential return loss	f = 2.5 GHz		-11		dB
R_L	Differential return loss	f = 4 GHz		-9		uБ
		f = 5 GHz	-8			
		f = 0.3 MHz		-75		
0	Differential OFF in alation	f = 2.5 GHz		-23		٦D
O _{IRR}	Differential OFF isolation	f = 4 GHz		-21		dB
		f = 5 GHz		-19		
		f = 0.3 MHz		-70		
~	Differential executally	f = 2.5 GHz		-35		٩D
X _{TALK}	Differential crosstalk	f = 4 GHz		-30		dB
		f = 5 GHz		-28		



6.7 Switching Characteristics

	PARAMETER		MIN	TYP	MAX	UNIT
t _{PD}	Switch propagation delay (see Figure 3)	f > 1 GHz			80	ps
t _{SW_ON}	Switching time SEL-to-Switch ON (see Figure 2)				0.5	μs
t _{SW_OFF}	Switching time SEL-to-Switch OFF (see Figure 2)				0.5	μs
t _{SW_OEn_ON}	Switching time OEn-to-Switch ON				2	μs
t _{SW_OEn_OFF}	Switching time OEn-to-Switch OFF				0.1	μs
t _{SK_INTRA_A0B0}	Intra-pair output skew for path A0 to B0. (see Figure 3)	Intra-pair Skew = P - N		4.5		ps
t _{SK_INTRA_A0C0}	Intra-pair output skew for path A0 to C0. (see Figure 3)	Intra-pair Skew = P - N		1.25		ps
t _{SK_INTRA_A1B1}	Intra-pair output skew for path A1 to B1. (see Figure 3)	Intra-pair Skew = P - N		-0.75		ps
t _{SK_INTRA_A1C1}	Intra-pair output skew for path A1 to C1. (see Figure 3)	Intra-pair Skew = P - N		-4		ps
t _{SK_INTER}	Inter-pair output skew (see Figure 3)				20	ps

7 Parameter Measurement Information




Figure 1. Test Setup



Parameter Measurement Information (continued)




Figure 2. Switch On and Off Timing Diagram



Parameter Measurement Information (continued)




Figure 3. Timing Diagrams and Test Setup




8 Detailed Description

8.1 Overview

The HD3SS3212-Q1 is a generic analog differential passive switch that can work for any high-speed interface applications requiring a common mode voltage range of 0 V to 2 V and differential signaling with differential amplitude up to 1800 mVpp. It employs adaptive tracking that ensures the channel remains unchanged for the entire common mode voltage range.

Excellent dynamic characteristics of the device allow high-speed switching with minimum attenuation to the signal eye diagram with very little added jitter. It consumes less than 1.65 mW of power when operational and has a shutdown mode exercisable by OEn pin resulting less than 0.02 µW.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Output Enable and Power Savings

The HD3SS3212-Q1 has two power modes, active/normal operating mode and standby/shutdown mode. During standby mode, the device consumes very-little current to save the maximum power. To enter standby mode, the OEn control pin is pulled high through a resistor and must remain high. For active/normal operation, the OEn control pin should be pulled low to GND or dynamically controlled to switch between H or L.

HD3SS3212-Q1 consumes < 1.65 mW of power when operational and has a shutdown mode exercisable by the EN pin resulting < $0.02 \,\mu\text{W}$.



8.4 Device Functional Modes

Table 1. Port Select Control Logic⁽¹⁾

PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL						
PORT A CHANNEL	SEL = L	SEL = H					
A0p	В0р	СОр					
A0n	B0n	C0n					
A1p	B1p	C1p					
A1n	B1n	C1n					

⁽¹⁾ The HD3SS3212 can tolerate polarity inversions for all differential signals on Ports A, B, and C. Take care to ensure the same polarity is maintained on Port A versus Ports B/C.

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The HD3SS3212-Q1 is a generic 2-channel high-speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. The HD3SS3212-Q1 supports several high-speed data protocols with a differential amplitude of <1800 mVpp and a common mode voltage of <2.0 V, as with USB 3.2 and DisplayPort 1.4. The device's one select input (SEL) pin can easily be controlled by an available GPIO pin within a system or from a microcontroller.

The HD3SS3212-Q1 with its adaptive common mode tracking technology can support applications where the common mode is different between the RX and TX pair. The two USB 3.2 Type C connector applications show both a host and device side. The cable between the two connectors swivels the pairs to properly route the signals to the correct pin. The other applications are more generic because different connectors can be used.

Many interfaces require AC coupling between the transmitter and receiver. The 0201 capacitors are the preferred option to provide AC coupling; 0402 size capacitors also work. Avoid the 0603 or larger size capacitors and C-packs. When placing AC coupling capacitors, symmetric placement is best. The designer should place them along the TX pairs on the system board, which are usually routed on the top layer of the board.

The AC coupling capacitors have several placement options. Because the switch requires a bias voltage, the designer must place the capacitors on one side of the switch. If they are placed on both sides of the switch, a biasing voltage should be provided. Figure 4 shows a few placement options. The coupling capacitors are placed between the switch and endpoint. In this situation, the switch is biased by the system/host controller.




Figure 4. AC Coupling Capacitors between Switch TX and Endpoint TX

Product Folder Links: HD3SS3212-Q1

nts Incorporated Submit Documentation Feedback



Application Information (continued)

In Figure 5, the coupling capacitors are placed on the host transmit pair and endpoint transmit pair. In this situation, the switch on top is biased by the endpoint and the lower switch is biased by the host controller.





Figure 5. AC Coupling Capacitors on Host TX and Endpoint TX

If the common mode voltage in the system is higher than 2 V, the coupling capacitors are placed on both sides of the switch (shown in Figure 6). A biasing voltage of <2 V is required.



V_{BIAS} can be GND

Capacitor and resistor values depend upon application

Figure 6. AC Coupling Capacitors on Both Sides of Switch



Application Information (continued)

The HD3SS3212-Q1 can be used with the USB Type C connector to support the connector's flip ability. Figure 7 provides the generic location for the AC coupling capacitors for this application.




Figure 7. AC Coupling Capacitors for USB Type C

Copyright © 2018–2019, Texas Instruments Incorporated

Product Folder Links: HD3SS3212-Q1



9.2 Typical Applications

9.2.1 Down Facing Port for USB3.1 Type C




Figure 8. Down Facing Port for USB3.1 Type C Connector

9.2.1.1 Design Requirements

The HD3SS3212-Q1 can be designed into many different applications. All the applications have certain requirements for the system to work properly. The HD3SS3212-Q1 requires 3.3-V $\pm 10\%$ V_{CC} rail. The OEn pin must be low for device to work otherwise it disables the outputs. This pin can be driven by a processor. The expectation is that one side of the device has AC coupling capacitors. Table 2 provides information on expected values to perform properly.

 DESIGN PARAMETER
 VALUE

 V_{CC} 3.3 V

 AXp/n, BXp/n, CXp/n CM input voltage
 0 V to 2 V

 Control/OEn pin max voltage for low
 0.8 V

 Control/OEn pin min voltage for high
 2.0 V

 AC coupling capacitor
 75 to 265 nF

 R_{BIAS} (Figure 8) when needed
 100 kΩ

Table 2. Design Parameters

9.2.1.2 Detailed Design Procedure

The HD3SS3212-Q1 is a high-speed passive switch device that can behave as a mux or demux. Because this is a passive switch, signal integrity is important because the device provides no signal conditioning capability. The device can support 2 to 3 inches of board trace and a connector on either end.

Product Folder Links: HD3SS3212-Q1


To design in the HD3SS3212-Q1, the designer needs to understand the following.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- Provide clean impedance and electrical length matched board traces.
- Depending upon the application, determine the best place to put the AC coupling capacitor.
- Provide a control signal for the SEL and OEn pins.
- The thermal pad must be connected to ground.
- See the application schematics on recommended decouple capacitors from V_{CC} pins to ground



9.2.1.3 Application Curves

Figure 9 and Figure 11 shows the eye at the input of the HD3SS3212-Q1. Figure 10 and Figure 12 shows the eye at the output of the HD3SS3212-Q1.



Copyright © 2018–2019, Texas Instruments Incorporated



9.3 Systems Examples

9.3.1 Up Facing Port for USB 3.2 Type C




Figure 13. Up Facing Port for USB 3.2 USB Type-C Connector

9.3.2 PCIe/SATA/USB





Figure 14. PCIE Motherboard



Systems Examples (continued)


9.3.3 PCIE/eSATA



Copyright © 2018, Texas Instruments Incorporated

Figure 15. PCIe and eSATA Combo

9.3.4 USB/eSATA



Copyright © 2018, Texas Instruments Incorporated

Figure 16. eSATA and USB 3.2 Combo Connector



10 Power Supply Recommendations

The HD3SS3212-Q1 does not require a power supply sequence. TI also recommends to place ample decoupling capacitors at the device V_{CC} near the pin.

11 Layout

11.1 Layout Guidelines

On a high-K board, TI always recommends to solder the PowerPAD™ onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the PowerPAD package. On a high-K board, the HD3SS3212-Q1 can operate over the full temperature range by soldering the PowerPAD onto the thermal land without vias.

On a low-K board, for the device to operate across the temperature range, the designer must use a 1-oz Cu trace connecting the GND pins to the thermal land. A general PCB design guide for PowerPAD packages is provided in *PowerPAD Thermally-Enhanced Package*, SLMA002.

11.2 Layout Example




Figure 17. HD3SS3212-Q1 Basic Layout Example for Application Shown in *Down Facing Port for USB3.1 Type C*



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates — go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button to register and receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




RKS0020A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




EXAMPLE BOARD LAYOUT

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

www.ti.com




EXAMPLE STENCIL DESIGN

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HD3SS3212RKSRQ1	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	HD3212Q	Samples
HD3SS3212RKSTQ1	ACTIVE	VQFN	RKS	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	HD3212Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF HD3SS3212-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jul-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS3212RKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
HD3SS3212RKSTQ1	VQFN	RKS	20	250	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jul-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
HD3SS3212RKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0	
HD3SS3212RKSTQ1	VQFN	RKS	20	250	210.0	185.0	35.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated