



Technology-Driven Architecture Innovations: <u>Opportunities and Challenges</u>

Past, Present, and Future

Yuan Xie

University of California, Santa Barbara





Technology and Architecture Interaction

Technology or Architecture: Contribution

 Contribution to computer performance growth roughly equally between technology and architecture, with architecture credited with ~80× improvement since 1985*

*Danowitz, et al., "CPU DB: Recording Microprocessor History", CACM 04/2012

Technology and Architecture: Evolving Interaction

- New technologies affect decision making by architects
- Development in architecture impacts the viability of technologies

Computer Technology and Architecture: An Evolving Interaction

IEEE Computer, 09/1991

John L. Hennessy, Stanford University

Norman P. Jouppi, Digital Equipment Corporation

Technology and Architecture Interaction (1991)

Two technology trends:

Transistor scaling



Increasing memory density



Two architecture trends:

- Processor Architecture: Pipelining/ILP
- Memory Architecture: Ca

Caching

Instruction fetch	Register fetch	Execution	Data memory access	Write register result		
	Instruction fetch	Register fetch	Execution	Data memory access	Write register result	
		Instruction fetch	Register fetch	Execution	Data memory access	Write register result

Architecture 2030 Workshop.3

Instruction fetch	Register fetch	Execution	Data memory access	Write register result		
Instruction fetch	Register fetch	Execution	Data memory access	Write register result		
	Instruction fetch	Register fetch	Execution	Data memory access	Write register result	
	Instruction fetch	Register fetch	Execution	Data memory access	Write register result	
		Instruction fetch	Register fetch	Execution	Data memory access	Write registe result
ക		Instruction fetch	Register fetch	Execution	Data memory access	Write registe result



The Next 15 Years in Computer Architecture Research?

"The best way to predict the future is to study the past" - Robert Kiyosaki

- After Hennessy&Jouppi's Summary in 1991, what was the trend since then?
- □ We studied the topics of each ISCA papers from 1992-2016

Computer Technology and Architecture: An Evolving Interaction

IEEE Computer, 09/1991

John L. Hennessy, Stanford University Norman P. Jouppi, Digital Equipment Corporation

Topics in Components

- Memory architecture gains more importance since 2005
- Interconnect architecture since 2002 (NoC)
- GPU architecture since 2008
- Accelerator architecture since 2008



Topics on Optimization Goals:



□ ISCA 2000:

- Wattch (Princeton) and SimplePower (PennState) (2000)
- Transient fault detection via simultaneous multithreading (2000)
- Power/Reliability became major topics for architecture research since 2000

CMOS Technology May Not Scale Anymore



Courtesy David Brooks @ Harvard

Emerging Technologies

- Emerging Technologies other than traditional CMOS scaling may provide new opportunities for new architecture innovations
 - 3D die-stacking
 - Non-volatile memory
 - Nanophotonics
 - Quantum



Technology-Driven Architecture

Technology and Architecture: Evolving Interaction

- New technologies affect decision making by architects
- Development in architecture impacts the viability of technologies

A Case Study on 3D Die-Stacking Architecture





2002/11/11



15 Years of IBM 3D Research

Architecture 2030 Workshop.9

June 18, 2016

Design Space Exploration **3D** Architectures

YUAN XIE

Pennsylvania State University GABRIEL H. LOH Georgia Institute of Technology BRYAN BLACK Intel Corporation and KERRY BERNSTEIN IBM Corporation

As technology scales, interconnects have become a majo of power consumption for microprocessors. Increasing sider alternate ways of building modern microprocesso Georgia Institute of where a stack of multiple device layers with direct verti on the same chip. As fabrication of 3D integrated circu and architectural techniques is imperative to explore t this article, we give a brief introduction to 3D integrati that can enable the adoption of 3D ICs, and present th components using 3D technology. An industrial case design 3D microarchitectures.

Architecture 2030 Workshop.10

Gabriel H. Loh Technology Yuan Xie Pennsylvania State University

> Bryan Black Intel

PROCESSOR DESIGN IN 30 DIE-STACKING TECHNOLOGI

THREE-DIMENSIONAL DIE-STACKING INTEGRATION STACKS MULTIPLE I PROCESSED SILICON WITH A VERY HIGH-DENSITY, LOW-LATENCY LAYE INTERCONNECT. AFTER PRESENTING A BRIEF BACKGROUND ON 3D DI TECHNOLOGY, THIS ARTICLE GIVES MULTIPLE CASE STUDIES ON DIFFEF FOR IMPLEMENTING SINGLE-CORE AND MULTICORE 3D PROCESSORS / HOW TO DESIGN FUTURE MICROPROCESSORS GIVEN THIS EMERGING "

••••• Three-dimensional integration is an emerging fabrication technology that vertically stacks multiple integrated chips. The benefits include an increase in device density; much greater flexibility in routing signals, power, and clock; the ability to integrate disparate technologies; and the potential for new 3D circuit and microarchitecture organizations. This article provides a technical introduction to the technology and its impact on processor design. Although our discussions here primarily focus on highperformance processor design, most of the observations and conclusions apply to other microprocessor market segments.

3D integration technology overview

Although there are several candidate variants on 3D integration technology, at the heart of all of them is the vertical stacking of two or more individual integrated chips. (This article doesn't cover processes that Conord" multiple larger of devices such as

wafer bonding. (See the ' stack" sidebar for an e multiple whole silicon wa 3D integrated chips.)

When considering th of two silicon dies, the topologies: face to face where a die's "face" is metallization and its "ba the silicon substrate. bonding process builds : tion, also called a die-to-a by depositing the coppe on each die, and then be together with a thermoco A chemical-mechanical thins one die to reduc communication between for external I/O and por

3D interconnects

From a processor des 18, 2016

Intel® 3D Pentium® 4 (ICCD 2004)



Source: B.Black (Intel)

Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

Feihui Li, Chrysostomos Nicopoulos, Thomas Richardson, Yuan Xie, Vijaykrishnan Narayanan, Mahmut Kandemir Dept. of CSE, The Pennsylvania State University University Park, PA 16802, USA {feli,nicopoul,trichard,yuanxie,vijay,kandemir}@cse.psu.edu



Intel's 3D +NOC Prototyping (2007)



Courtesy: T. Karnik (Intel)





3D Stacked Microprocessor: Are We There Yet?

GABRIEL H. LOH Georgia Institute of Technology

YUAN XIE Pennsylvania State University

..... Three-dimensional integration has received considerable attention in the last several years from academic researchers and industry alike. This technology provides multiple layers of devices connected by a high-density, lowlatency, layer-to-layer interface that can enable integrated circuits with more devices per unit area and allow the integration of different types of devices within the same 3D chip stack. Academic and technological leaders from a range of institutions, including major semiconductor companies, government agencies, and industry consortia. (Most respondents answered our questions on condition of anonymity, and some chose not to reply at all due to concerns over confidentiality and exposure of proprietary information.) Their responses provide a view of where 3D integration technology for microprocessors currently stands, Samsung, Tezzaron, and a few other companies have demonstrated, industry has reached the consensus that stacked memory will become mainstream. In this article, we focus on 3D stacking technology based on through-silicon-via (TSV) technology (see Figure 1b), which provides much faster and higher density inter-die connections than SiP or PoP.

The first question that many people are interested in is simply when TSV-

Gabe Loh, Yuan Xie. "3D Stacked Microprocessor: Are We There Yet?" *IEEE Micro, Volume 30 Issue 3, pp. 60-64, May. 2010*

Architecture 2030 Workshop.14

2D XPU+ 3D Memory = 2.5D Integration



- More and more transistors can be integrated into a single package
- □ About 100MB-1GB on-package DRAM would be available
- □ How to use these transistors efficiently?
 - Multi-core, and many-core?
 - Larger cache size or deeper cache hierarchy?
 - On-package main memory?

X. Dong et al. "Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support" (SC 2010)

In-package 3D Memory with GPU



Optimizing GPU Energy Efficiency with 3D Die-stacking Graphics Memory and Reconfigurable Memory Interface. Jishen Zhao, Yuan Xie, Gabe Loh, *ISLPED 2012*.

Die-Stacking is Happening

AMD Announcement on June 16, 2015



- The Fiji GPU Packaging is 50x50mm
- The interposer size is 26x32mm
- The GPU is about 20x24mm
- There are four 1GB HBM stacks for a total of 4GB of memory



Nvidia Pascal (3/2016)



Knights Landing

intel racke XEON PHI



Technology-Driven Architecture Innovation

- New technologies affect decision making by architects
- Development in architecture impacts the viability of technologies



Architecture 2030 Workshop.20

Emerging Non-volatile Memories

- Magnetic RAM (MRAM)
 - EverSpin (130nm, up to 16Mb)
- Spin-Torque-Transfer RAM (STTRAM)
 - Grandis (54nm, acquired by Samsung)
- Phase-Change RAM (PCRAM)
 - Samsung (20nm, diode, up to 8Gb)
- Resistive RAM (ReRAM)
 - Micron (16Gb, 27nm, ISSCC14)
- □ Intel 3D Xpoints (2016)



Architecture Opportunities with NVM









Secondary Storage (HDD)

On-chip memory (SRAM, MRAM)

Off-chip memory (DRAM, PRAM, ReRAM)

Solid State Disk (Flash Memory, PRAM, ReRAM)

Opportunities:

- □ Leveraging NVM as LLC/Memory/Storage (HPCA 09-10, ISCA11,12,16)
 - Performance and energy improvement
- Leveraging Nonvolatility for instant power-on/power-off (HPCA15)
- Leveraging Nonvolatility for persistency Support (MICRO13, MICRO14)

Challenges:

□ Wear-out, write-overhead, asymmetric read/write

Emerging Application Domains

Emerging application domains

- Mobile/embedded
- Data center
- AI/ML Application



The (Re)Rising of Al Applications



Emerging Application + Emerging Technology

When Emerging Application meets Emerging Technology -> Emerging Architecture

Welcome to Session 1A-3 (11:40am – 12:00pm)!

PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory

<u>Ping Chi</u>^{*}, Shuangchn Li^{*}, Tao Zhang[†], Cong Xu[‡], Jishen Zhao^δ, Yu Wang[#], Yongpan Liu[#], Yuan Xie^{*}

Overall Statistics for ISCA 1992-2016



Architecture-driven innovations are still the dominant themes in ISCA

- □ Since 2000, there were increasing interests in
 - **Technology-driven** architectural innovations: 3D, NVM, optical, Quantum etc.
 - **Application-driven** architectural innovations:

Datacenter, mobile, NN etc.



