

Sample &

Buy





SCLS225G - JULY 1995-REVISED NOVEMBER 2016

# SNx4HCT14 Hex Schmitt-Trigger Inverters

Technical

Documents

#### 1 Features

- Operating Voltage Range of 4.5 V to 5.5 V
- Outputs Can Drive Up to 10 LSTTL Loads
- Low Power Consumption: 20-µA Maximum I<sub>CC</sub>
- Typical t<sub>pd</sub> = 18 ns
- ±4-mA Output Drive at 5 V
- Maximum Low Input Current of 1 µA Maximum
- Inputs Are TTL-Voltage Compatible •

#### 2 Applications

- UPS
- White Goods
- **Computer Peripherals**
- Printers
- AC Servo Drives
- **Desktop Computers**

## 3 Description

Tools &

Software

The SNx4HCT14 devices contain six independent inverters. The devices perform the Boolean function Y = A in positive logic.

Support &


Community

20

Device Information <sup>(1)</sup>						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	CFP (14)	9.21 mm × 5.97 mm				
SN54HCT14	CDIP (14)	19.56 mm × 6.67 mm				
	LCCC (20)	8.89 mm × 8.89 mm				
	SOIC (14)	8.65 mm × 3.91 mm				
	TVSOP (14)	3.60 mm × 4.40 mm				
SN74HCT14	PDIP (14)	19.30 mm × 6.35 mm				
	TSSOP (14)	5.00 mm × 4.40 mm				

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



### Copyright © 2016, Texas Instruments Incorporated



**Table of Contents** 

1	Features 1					
2	Арр	lications	1			
3	Des	cription	1			
4	Rev	ision History	2			
5	Pin	Configuration and Functions	3			
6	Spe	cifications	4			
	6.1	Absolute Maximum Ratings	4			
	6.2	ESD Ratings	4			
	6.3	Recommended Operating Conditions	4			
	6.4	Thermal Information	4			
	6.5	Electrical Characteristics	5			
	6.6	Switching Characteristics	6			
	6.7	Operating Characteristics				
	6.8	Typical Characteristics	6			
7	Para	ameter Measurement Information	7			
8	Deta	ailed Description	8			
	8.1	Overview	8			
	8.2	Functional Block Diagram	8			

	8.3	Feature Description
	8.4	Device Functional Modes
9	App	lication and Implementation9
	9.1	Application Information
	9.2	Typical Application
10	Pow	ver Supply Recommendations 10
11	Lay	out
		Layout Guidelines 10
	11.2	Layout Example 10
12	Dev	ice and Documentation Support 11
	12.1	Documentation Support 11
	12.2	Related Links 11
	12.3	Receiving Notification of Documentation Updates 11
	12.4	Community Resource 11
	12.5	Trademarks 11
	12.6	Electrostatic Discharge Caution 11
	12.7	Glossary 11
13		hanical, Packaging, and Orderable mation 11

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision F (October 2010) to Revision G	Page
	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet	1
•	Changed Package thermal impedance, R <sub>0JA</sub> , values in <i>Thermal Information</i> table From: 86 To: 90.9 (D), From: 96 To: 105 (DB), From: 127 To: 132.2 (DGV), From: 80 To: 55.3 (N), and From: 113 To: 120.2 (PW)	4


2


## www.ti.com



## 5 Pin Configuration and Functions







### **Pin Functions**

	PIN				
NAME	SOIC, SSOP, TVSOP, CDIP, PDIP, TSSOP, CFP	LCCC	I/O	DESCRIPTION	
1A	1	2	I	Channel 1 input	
1Y	2	3	0	Channel 1 output	
2A	3	4	I	Channel 2 input	
2Y	4	6	0	Channel 2 output	
ЗA	5	8	I	Channel 3 input	
3Y	6	9	0	Channel 3 output	
4A	9	13	I	Channel 4 input	
4Y	8	12	0	Channel 4 output	
5A	11	16	I	Channel 5 input	
5Y	10	14	0	Channel 5 output	
6A	13	19	I	Channel 6 input	
6Y	12	18	0	Channel 6 output	
GND	7	10	_	Ground	
NC	—	1, 5, 7, 11, 15, 17		No internal connection	
V <sub>CC</sub>	14	20	_	Power supply	

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		-0.5	7	V
Input voltage, VI <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Output voltage, V <sub>O</sub> <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Input clamp current, I <sub>IK</sub>	$V_{I} < 0 \text{ or } V_{I} > V_{CC}$		±20	mA
Output clamp current, I <sub>OK</sub>	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
Continuous output current, IO	$V_{O} = 0$ to $V_{CC}$		±25	mA
Continuous current through $V_{CC}$ or GND			±50	mA
Operating junction temperature, $T_J$			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Flastrastatia disabarga	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

 $see^{(1)}$ 

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		4.5	5.5	V
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
-	Operating free-air temperature	SN54HCT14	-55	125	°C
IA		SN74HCT14	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

## 6.4 Thermal Information

			SN74HCT14				
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	90.9	105	132.2	55.3	120.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51	57	51.7	42.5	48.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.2	52.4	61.4	35.1	61.9	°C/W
ΨJT	Junction-to-top characterization parameter	18.4	22.2	5.5	27.2	5.7	°C/W
Ψјв	Junction-to-board characterization parameter	44.9	51.8	60.7	35	61.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
			$T_A = 25^{\circ}C$	1.2	1.5	1.9	
		$V_{CC} = 4.5 V$	SN54HCT14	1.2		1.9	
			SN74HCT14	1.2		1.9	
V <sub>T+</sub>	Positive-going threshold		T <sub>A</sub> = 25°C	1.4	1.7	2.1	V
		$V_{CC} = 5.5 V$	SN54HCT14	1.4		2.1	
			SN74HCT14	1.4		2.1	
			$T_A = 25^{\circ}C$	0.5	0.9	1.2	
		$V_{CC} = 4.5 V$	SN54HCT14	0.5		1.2	
			SN74HCT14	0.5		1.2	.,
V <sub>T-</sub>	Negative-going threshold		T <sub>A</sub> = 25°C	0.6	1	1.4	V
		V <sub>CC</sub> = 5.5 V	SN54HCT14	0.6		1.4	
			SN74HCT14	0.6		1.4	
		$T_A = 25^{\circ}C$	0.4	0.6	1.4		
		$V_{CC} = 4.5 V$	SN54HCT14	0.4		1.4	
			SN74HCT14	0.4		1.4	
$\Delta V_T$	Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )		$T_A = 25^{\circ}C$	0.4	0.65	1.5	V
		V <sub>CC</sub> = 5.5 V	SN54HCT14	0.4		1.5	
			SN74HCT14	0.4		1.5	
		$I_{OH}$ = –20 $\mu A$ and $V_{CC}$ = 4.5 V	T <sub>A</sub> = 25°C	4.4	4.49		
			SN54HCT14	4.4			
	High-level output voltage		SN74HCT14	4.4			
V <sub>ОН</sub>		$I_{OH}$ = -4 mA and $V_{CC}$ = 4.5 V	$T_A = 25^{\circ}C$	3.98	4.3		V
			SN54HCT14	3.7			
			SN74HCT14	3.84			
		$I_{OL}$ = 20 $\mu A$ and $V_{CC}$ = 4.5 V	T <sub>A</sub> = 25°C		0.001	0.1	
			SN54HCT14			0.1	
			SN74HCT14			0.1	
V <sub>OL</sub>	Low-level output voltage		$T_A = 25^{\circ}C$		0.17	0.26	V
		$I_{OL}$ = 4 mA and $V_{CC}$ = 4.5 V	SN54HCT14			0.4	
			SN74HCT14			0.33	
			$T_A = 25^{\circ}C$			±0.1	
l <sub>l</sub>	Input current	$V_{I} = V_{CC}$ or GND and $V_{CC} = 5.5 V$	SN54HCT14			±1	μA
			SN74HCT14			±1	
			T <sub>A</sub> = 25°C			2	
lcc	Supply current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$ , and	SN54HCT14			40	μA
		$V_{CC} = 5.5 V$	SN74HCT14			20	
			T <sub>A</sub> = 25°C		0.2	2.4	
$\Delta I_{CC}^{(1)}$	Change in supply current	One input at 0.5 V or 2.4 V, other inputs at GND or $V_{CC}$ , and	SN54HCT14			3	mA
	S 117.5	$V_{CC} = 5.5 \text{ V}$	SN74HCT14			2.9	
			$T_A = 25^{\circ}C$		3	10	
Ci	Input capacitance	$V_{I} = V_{CC}$ or GND and $V_{CC} = 5 V$	SN54HCT14		-	10	pF
-1	1		SN74HCT14			10	μr

(1) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

### SN54HCT14, SN74HCT14

SCLS225G -JULY 1995-REVISED NOVEMBER 2016

www.ti.com

STRUMENTS

EXAS

## 6.6 Switching Characteristics


over recommended operating free-air temperature range and  $C_L = 50 \text{ pF}$  (unless otherwise noted; see Figure 5)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST C	TEST CONDITIONS		ТҮР	МАХ	UNIT
					$T_A = 25^{\circ}C$		20	32	
				$V_{CC} = 4.5 V$	SN54HCT14			48	
	Propagation	А	Y		SN74HCT14			40	ns
t <sub>pd</sub> (delay) time		A	Y	V <sub>CC</sub> = 5.5 V	$T_A = 25^{\circ}C$		18	30	
					SN54HCT14			45	
					SN74HCT14			38	
				V <sub>CC</sub> = 4.5 V	$T_A = 25^{\circ}C$		7	15	-
					SN54HCT14			22	
					SN74HCT14			19	
t <sub>t</sub>		_	Y		T <sub>A</sub> = 25°C		6	14	ns
				V <sub>CC</sub> = 5.5 V	SN54HCT14			20	
					SN74HCT14			17	

## 6.7 Operating Characteristics

$T_{A} = 25^{\circ}$	T <sub>A</sub> = 25°C							
	PARAMETER	TEST CONDITIONS	TYP	UNIT				
C <sub>pd</sub>	Power dissipation capacitance	No load	10	pF				


## 6.8 Typical Characteristics




Copyright © 1995–2016, Texas Instruments Incorporated



## **Typical Characteristics (continued)**



## 7 Parameter Measurement Information



- A.  $C_L$  includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 5. Load Circuit and Voltage Waveforms




## 8 Detailed Description

### 8.1 Overview

The SNx4HCT14 Schmitt-Trigger devices contain six independent inverters. They perform the Boolean function  $Y = \overline{A}$  in positive logic.

Schmitt-Trigger inputs are designed to provide a minimum separation between positive and negative switching thresholds. This allows for noisy or slow inputs that would cause problems such as oscillation or excessive current draw with normal CMOS inputs.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The wide operating range of these devices allow them to be used in a variety of systems that use different logic levels. The outputs can drive up to 10 LSTTL loads each. The balanced drive outputs can source or sink 8 mA at 5-V  $V_{CC}$ . This device is also input TTL compatible.

### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HCT14.

INPUT A	OUTPUT Y
Н	L
L	Н

### Table 1. Function Table

Copyright © 1995-2016, Texas Instruments Incorporated



## **9** Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74HCT14 device is a Schmitt-Trigger input CMOS device that can be used for a multitude of inverting buffer type functions. The application shown here takes advantage of the Schmitt-Trigger inputs to produce a delay for a logic input.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

### Figure 6. Simplified Application Schematic

### 9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention, because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads, so consider routing and load conditions to prevent ringing.

### 9.2.2 Detailed Design Procedure

This circuit is designed around an RC network that produces a slow input to the second inverter. The RC time constant,  $\tau$ , is calculated from:  $\tau$  = RC.

The delay time for this circuit is from  $t_{delay(min)} = -\ln |1 - V_{T+(min)} / V_{CC}| \tau$  to  $t_{delay(max)} = -\ln |1 - V_{T+(max)} / V_{CC}| \tau$ . It must be noted that the delay is consistent for each device, but because the switching threshold is only ensured between the minimum and maximum value, the output pulse length varies between devices. These values must be calculated by using the minimum and maximum ensured  $V_{T+}$  values in the *Electrical Characteristics*.

The resistor value must be chosen such that the maximum current to and from the SN74HCT14 is 8 mA at 5-V  $V_{\text{CC}}.$ 

TEXAS INSTRUMENTS

www.ti.com

## **Typical Application (continued)**






Figure 7. Ideal Capacitor Voltage and Output Voltage With Positive Switching Threshold

## **10** Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. The V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. TI recommends using a 0.1- $\mu$ F capacitor on the V<sub>CC</sub> terminal, and must be placed as close as possible to the pin for best results.

## 11 Layout

## 11.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such inputs must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. Floating outputs are generally acceptable, unless the part is a transceiver.

## 11.2 Layout Example







## **12 Device and Documentation Support**

## **12.1** Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

## 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HCT14	Click here	Click here	Click here	Click here	Click here
SN74HCT14	Click here	Click here	Click here	Click here	Click here

### Table 2. Related Links

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1995–2016, Texas Instruments Incorporated



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86890012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86890012A SNJ54HCT 14FK	Samples
5962-8689001CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8689001CA SNJ54HCT14J	Samples
5962-8689001DA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8689001DA SNJ54HCT14W	Samples
SN74HCT14D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT14	Samples
SN74HCT14DE4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT14	Samples
SN74HCT14DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DRG3	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14DTG4	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT14	Samples
SN74HCT14N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT14N	Samples
SN74HCT14NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT14N	Samples
SN74HCT14PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HT14	Samples
SN74HCT14PWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT14	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT14PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT14	Samples
SN74HCT14PWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT14	Samples
SN74HCT14PWTG4	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT14	Samples
SNJ54HCT14FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86890012A SNJ54HCT 14FK	Samples
SNJ54HCT14J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8689001CA SNJ54HCT14J	Samples
SNJ54HCT14W	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8689001DA SNJ54HCT14W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HCT14, SN74HCT14 :

- Catalog : SN74HCT14
- Automotive : SN74HCT14-Q1, SN74HCT14-Q1
- Military : SN54HCT14

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

TEXAS


STRUMENTS

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT14DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HCT14DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74HCT14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT14DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74HCT14DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74HCT14DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT14DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT14DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT14PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT14PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

12-Aug-2022



*All dimensions are nominal	De al actual T	Destant Dest	Dive	0.00			
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT14DBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74HCT14DGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74HCT14DR	SOIC	D	14	2500	340.5	336.1	32.0
SN74HCT14DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT14DR	SOIC	D	14	2500	364.0	364.0	27.0
SN74HCT14DRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74HCT14DRG4	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCT14DRG4	SOIC	D	14	2500	340.5	336.1	32.0
SN74HCT14DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HCT14PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74HCT14PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74HCT14PWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74HCT14PWT	TSSOP	PW	14	250	356.0	356.0	35.0

## TEXAS INSTRUMENTS

SNJ54HCT14W

www.ti.com

T (µm)

2030

6220

3940

3940

3940

3940

3940

3940

11230

11230

2030

6220

B (mm)

NA

NA

4.32

4.32

4.32

4.32

4.32

4.32

4.32

4.32

NA

NA

12-Aug-2022

## TUBE



## **B** - Alignment groove width

*	All dimensions are nominal						
ſ	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)
ſ	5962-86890012A	FK	LCCC	20	1	506.98	12.06
ſ	5962-8689001DA	W	CFP	14	1	506.98	26.16
	SN74HCT14D	D	SOIC	14	50	507	8
	SN74HCT14D	D	SOIC	14	50	506.6	8
	SN74HCT14DE4	D	SOIC	14	50	506.6	8
	SN74HCT14DE4	D	SOIC	14	50	507	8
	SN74HCT14DG4	D	SOIC	14	50	506.6	8
	SN74HCT14DG4	D	SOIC	14	50	507	8
	SN74HCT14N	N	PDIP	14	25	506	13.97
Ĩ	SN74HCT14NE4	N	PDIP	14	25	506	13.97
Ĩ	SNJ54HCT14FK	FK	LCCC	20	1	506.98	12.06
	SNJ54HCT14FK	FK	LCCC	20	1	506.98	12.06

CFP

W

1

506.98

26.16

14

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

## DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated