

# 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV IEC ESD PROTECTION


Check for Samples: MAX3243E


#### **FEATURES**

- Single-Chip and Single-Supply Interface for IBM™ PC/AT™ Serial Port
- ESD Protection for RS-232 Bus Pins
  - ±15-kV Human-Body Model (HBM)
  - ±8-kV IEC61000-4-2, Contact Discharge
  - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Always-Active Noninverting Receiver Output (ROUT2B)
- Designed to Transmit at a Data Rate up to 500 kbit/s
- Low Standby Current . . . 1 µA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Designed to Be Interchangeable With Maxim MAX3243E
- Serial-Mouse Driveability
- Auto-Powerdown Feature to Disable Driver Outputs When No Valid RS-232 Signal Is Sensed
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

# **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### DESCRIPTION

The MAX3243E device consists of three line drivers, five line receivers, and a dual charge-pump circuit with ±15-kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8-kV ESD (IEC61000-4-2, Contact Discharge) protection on serial-port connection pins. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. This combination of drivers and receivers matches that needed for the typical serial port used in an IBM PC/AT, or compatible. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, the device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If  $\overline{\text{FORCEOFF}}$  is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1  $\mu$ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high, and should be done when driving a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V or has been between -0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 5 for receiver input levels.

The MAX3243EC is characterized for operation from 0°C to 70°C. The MAX3243EI is characterized for operation from –40°C to 85°C.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKA	AGE <sup>(1) (2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tape and reel	MAX3243ECDW	MAX3243EC
	30IC - DVV	rape and reer	MAX3243ECDWR	IVIAA3243EC
	SCOD DD	Topo and roal	MAX3243ECDB	MAX3243EC
0°C to 70°C	SSOP – DB Tape and reel		MAX3243ECDBR	IVIAX3243EC
	TSSOP – PW Tape and reel		MAX3243ECPW	MP243EC
			MAX3243ECPWR	IVIP243EC
	QFN – RHB	Tape and reel	MAX3243ECRHBR	MP243E
	SSOP – DB	Topo and roal	MAX3243EIDB	MAX3243EI
	330F - DB	Tape and reel	MAX3243EIDBR	IVIAA3243EI
	SOIC - DW	Tape and reel	MAX3243EIDW	MAX3243EI
–40°C to 85°C	30IC - DVV	rape and reer	MAX3243EIDWR	IVIAA3243EI
	TCCOD DW	Tone and real	MAX3243EIPW	MD242EI
	TSSOP – PW Tape and reel		MAX3243EIPWR	MP243EI
	QFN – RHB	Tape and reel	MAX3243EIRHBR	MR243E

<sup>(1)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



#### **FUNCTION TABLES**

# Each Driver<sup>(1)</sup>

		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
X	X	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
Н	L	Н	Yes	L	auto-powerdown enabled
X	L	Н	No	Z	Powered off by auto-powerdown feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

# Each Receiver<sup>(1)</sup>

	INPUTS		OUTPUT	RECEIVER STATUS
RIN	FORCEON FORCEOFF ROUT			RECEIVER STATUS
X	Х	L	Z	Powered off
L	Х	Н	Н	
Н	Х	Н	L	Normal operation with auto-powerdown disabled/enabled
Open	Х	Н	Н	auto powerdown disabled/enabled

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

# **ROUT2B** and Outputs **INVALID** (1)


	ntoo 122 and outputs into 122							
	II	NPUTS		OUTPUTS				
VALID RIN RS-232 LEVEL	RIN2	FORCEON	FORCEOFF	INVALID	ROUT2B	OUTPUT STATUS		
Yes	L	Х	X	Н	L			
Yes	Н	X	X	Н	Н	A haranca a ationa		
Yes	Open	X	X	Н	L	Always active		
No	Open	Х	X	L	L			

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

Copyright © 2005–2011, Texas Instruments Incorporated



# **LOGIC DIAGRAM (POSITIVE LOGIC)**



www.ti.com

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>		-0.3	6	V
V+	Positive output supply voltage range (2)		-0.3	7	V
V-	Negative output supply voltage range <sup>(2)</sup>		0.3	-7	V
V+ - V-	Output supply voltage difference <sup>(2)</sup>			13	V
	Leave to the management	Driver (FORCEOFF, FORCEON)	-0.3		
VI	Input voltage range	Receiver	-25		V
M	Output valtage vana	Driver	-13.2	-0.3 7 0.3 -7 13 -0.3 6 -25 25	V
Vo	Output voltage range	Receiver (INVALID)	-0.3		V
		DB package		62	
$\theta_{JA}$	Package thermal impedance (3) (4)	DW package		46	°C/W
		PW package		62	
	Lead temperature 1,6 mm (1/16 in) from cas	e for 10 s		260	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND.

# RECOMMENDED OPERATING CONDITIONS(1)

#### See Figure 6

	rigure 0			MIN	NOM	MAX	UNIT
	Cupply valtage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	V
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	V
\/	Driver and central high level input valtage	DIN, FORCEOFF, FORCEON	V <sub>CC</sub> = 3.3 V	2		V	\/
$V_{IH}$	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON	$V_{CC} = 5 V$	2.4			V
$V_{IL}$	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON				0.8	V
$V_{I}$	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
$V_{I}$	Receiver input voltage			-25		25	V
_	Operating free air temperature		MAX3243EC	0		70	°C
T <sub>A</sub>	Operating free-air temperature		MAX3243EI	-40		85	

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.

#### **ELECTRICAL CHARACTERISTICS**(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PAR	AMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
II	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μΑ
		Auto-powerdown disabled	No load, FORCEOFF and FORCEON at V <sub>CC</sub>		0.3	1	mA
	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
Icc	(T <sub>A</sub> = 25°C)	Auto-powerdown enabled	No load, FORCEOFF at V <sub>CC</sub> , FORCEON at GND, All RIN are open or grounded, All DIN are grounded		1	10	μΑ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

The package thermal impedance is calculated in accordance with JESD 51-7.



#### DRIVER SECTION

## Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to 0	GND	5	5.4		V
$V_{OL}$	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to 0	GND	-5	-5.4		V
Vo	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DIN3 DOUT1 = DOUT2 = 2.5 m.	$B = V_{CC}$ , 3-k $\Omega$ to GND at DOUT3,	±5			V
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$			±0.01	±1	μΑ
$I_{\rm IL}$	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μΑ
$V_{\text{hys}}$	Input hysteresis					±1	V
	Short-circuit output current (3)	$V_{CC} = 3.6 \text{ V},$	$V_O = 0 V$			±60	A
Ios	Short-circuit output current	$V_{CC} = 5.5 V,$	$V_O = 0 V$			±60	mA
ro	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	$V_O = \pm 2 V$	300	10M		Ω
I <sub>off</sub>	Output leakage current	FORCEOFF = GND,	$V_{O} = \pm 12 \text{ V}, \qquad V_{CC} = 0 \text{ to } 5.5 \text{ V}$			±25	μΑ

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V ± 0.5 V.

# Switching Characteristics(1)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	C <sub>L</sub> = 1000 pF, One DOUT switching,	$R_L = 3 k\Omega$ See Figure 1	250	500		kbit/s
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L = 150 \text{ pF to } 2500 \text{ pF},$	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$ , See Figure 2		100		ns
	Slew rate, transition region	$V_{CC} = 3.3 \text{ V},$	C <sub>L</sub> = 150 pF to 1000 pF	6		30	
SR(tr)	(see Figure 1)	$R_L$ = 3 kΩ to 7 kΩ, PRR = 250 kbit/s	C <sub>L</sub> = 150 pF to 2500 pF	4		30	V/µs

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V + 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### **ESD Protection**

PARAMETER	TEST CONDITIONS	TYP	UNIT
	HBM	±15	kV
Driver outputs (pins 9–11)	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	kV

All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25 ^{\circ}\text{C}$ .

Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.

www.ti.com

#### RECEIVER SECTION

## Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	V <sub>CC</sub> – 0.1		V
$V_{OL}$	Low-level output voltage	I <sub>OH</sub> = 1.6 mA			0.4	V
\/	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.6	2.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 5 V		1.9		V
\/	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.1		V
$V_{IT-}$	Negative-going input threshold voltage	V <sub>CC</sub> = 5 V	0.8	1.4		V
$V_{hys}$	Input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )			0.5		V
I <sub>off</sub>	Output leakage current (except ROUT2B)	FORCEOFF = 0 V		±0.05	±10	μΑ
ri	Input resistance	$V_I = \pm 3 \text{ V or } \pm 25 \text{ V}$	3	5	7	kΩ

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V. (2) All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

# Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF, See Figure 3	150	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output		150	ns
t <sub>en</sub>	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	200	ns
t <sub>dis</sub>	Output disable time		200	ns
t <sub>sk(p)</sub>	Puse skew <sup>(3)</sup>	See Figure 3	50	ns

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### **ESD Protection**

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	kV
Driver outputs (pins 4–8)	IEC61000-4-2, Air-Gap discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	kV

Product Folder Link(s): MAX3243E

Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.



#### **AUTO-POWERDOWN SECTION**

# **Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>IT+(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>		2.7	V
V <sub>IT-(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-2.7		V
V <sub>T(invalid)</sub>	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V <sub>CC</sub>	-0.3	0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	I <sub>OH</sub> = -1 mA, FORCEON = GND, FORCEOFF = V <sub>CC</sub>	V <sub>CC</sub> - 0.6		V
V <sub>OL</sub>	INVALID low-level output voltage	$I_{OL} = 1.6 \text{ mA}$ , FORCEON = GND, FORCEOFF = $V_{CC}$		0.4	V

# **Switching Characteristics**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	UNIT
t <sub>valid</sub>	Propagation delay time, low- to high-level output	V <sub>CC</sub> = 5 V	1	μs
t <sub>invalio</sub>	Propagation delay time, high- to low-level output	V <sub>CC</sub> = 5 V	30	μs
t <sub>en</sub>	Supply enable time	V <sub>CC</sub> = 5 V	100	μs

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.




#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50~\Omega$ , 50% duty cycle,  $t_f \le 10~ns$ ,  $t_f \le 10~ns$ .


Figure 1. Driver Slew Rate



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 2. Driver Pulse Skew




NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \ \Omega$ , 50% duty cycle,  $t_r \le 10 \ ns$ ,  $t_f \le 10 \ ns$ .

Figure 3. Receiver Propagation Delay Times



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns.  $t_f \le 10$  ns.
- C.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- D. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.


Figure 4. Receiver Enable and Disable Times



#### PARAMETER MEASUREMENT INFORMATION








 $<sup>^{\</sup>dagger}$  Auto-powerdown disables drivers and reduces supply current to 1  $\mu A.$ 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s,  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_f \le 10$  ns.

Figure 5. INVALID Propagation Delay Timnes and Supply Enabling Time





 $<sup>^{\</sup>dagger}$  C3 can be connected to  $V_{CC}\, or \, GND.$ 

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

#### V<sub>CC</sub> vs CAPACITOR VALUES

V <sub>CC</sub>	C1	C2, C3, and C4
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF

Figure 6. Typical Operating Circuit and Capacitor Values



#### **ESD Protection**

TI MAX3243E devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ±15-kV in all states: normal operation, shutdown, and powered down. The MAX3243E devices are designed to continue functioning properly after an ESD occurrence without any latchup.

The MAX3243E devices have three specified ESD limits on the driver outputs and receiver inputs, with respect to GND:

- ±15-kV Human Body Model (HBM)
- ±15-kV IEC61000-4-2, Air-Gap Discharge (formerly IEC1000-4-2)
- ±8-kV IEC61000-4-2, Contact Discharge

#### **ESD Test Conditions**

ESD testing is stringently performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

## **Human Body Model (HBM)**

The Human Body Model of ESD testing is shown in Figure 7, while Figure 8 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the DUT through a  $1.5k-\Omega$  resistor.




Figure 7. HBM ESD Test Circuit






Figure 8. Typical HBM Current Waveform

# IEC61000-4-2 (Formerly Known as IEC1000-4-2)

Unlike the HBM, MM, and CDM ESD tests that apply to component level integrated circuits, the IEC61000-4-2 is a system-level ESD testing and performance standard that pertains to the end equipment. The MAX3243E is designed to enable the manufacturer in meeting the highest level (Level 4) of IEC61000-4-2 ESD protection with no further need of external ESD protection circuitry. The more stringent IEC test standard has a higher peak current than the HBM, due to the lower series resistance in the IEC model.

Figure 9 shows the IEC61000-4-2 model, and Figure 10 shows the current waveform for the corresponding ±8-kV Contact-Discharge (Level 4) test. This waveform is applied to a probe that has been connected to the DUT. On the other hand, the corresponding ±15-kV (Level 4) Air-Gap Discharge test involves approaching the DUT with an already energized probe.




Figure 9. Simplified IEC61000-4-2 ESD Test Circuit






Figure 10. Typical Current Waveform of IEC61000-4-2 ESD Generator

# **Machine Model**

The Machine Model (MM) ESD test applies to all pins using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test is no longer as pertinent to the RS-232 pins.



# **REVISION HISTORY**

Cł	nanges from Revision C (February 2009) to Revision D	Page
•	Deleted "VALID RIN RS-232 LEVEL" from INPUTS.	3
•	Deleted "ROUT2B is active" RECEIVER STATUS and combined ROUT outputs.	3
•	Added New Table "ROUT2B and INVALID Outputs" defining truth table for ROUT2B and INVALID outputs	3
•	Changed "VALID_RIN" entry from "YES" to "NO."	3





13-Aug-2021 www.ti.com

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3243ECDB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC	Samples
MAX3243ECDBG4	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC	Samples
MAX3243ECDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC	Samples
MAX3243ECDW	ACTIVE	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC	Samples
MAX3243ECDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3243EC	Samples
MAX3243ECPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP243EC	Samples
MAX3243ECPWE4	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP243EC	Samples
MAX3243ECPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP243EC	Samples
MAX3243ECPWRG4	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP243EC	Samples
MAX3243ECRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	MP243E	Samples
MAX3243EIDB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI	Samples
MAX3243EIDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI	Samples
MAX3243EIDW	ACTIVE	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI	Samples
MAX3243EIDWR	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI	Samples
MAX3243EIDWRG4	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3243EI	Samples
MAX3243EIPW	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI	Samples
MAX3243EIPWE4	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI	Samples
MAX3243EIPWG4	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI	Samples
MAX3243EIPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI	Samples
MAX3243EIPWRE4	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI	Samples

www.ti.com 13-Aug-2021

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
MAX3243EIPWRG4	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP243EI	Samples
MAX3243EIRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MR243E	Samples
MAX3243EIRHBRG4	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MR243E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3243ECDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX3243ECDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MAX3243ECPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MAX3243ECRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
MAX3243EIDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX3243EIDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MAX3243EIPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MAX3243EIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com 3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3243ECDBR	SSOP	DB	28	2000	356.0	356.0	35.0
MAX3243ECDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MAX3243ECPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
MAX3243ECRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
MAX3243EIDBR	SSOP	DB	28	2000	356.0	356.0	35.0
MAX3243EIDWR	SOIC	DW	28	1000	350.0	350.0	66.0
MAX3243EIPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
MAX3243EIRHBR	VQFN	RHB	32	3000	356.0	356.0	35.0



www.ti.com 3-Jun-2022

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MAX3243ECDB	DB	SSOP	28	50	530	10.5	4000	4.1
MAX3243ECDBG4	DB	SSOP	28	50	530	10.5	4000	4.1
MAX3243ECDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
MAX3243ECPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243ECPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243ECPWE4	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243ECPWE4	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243EIDB	DB	SSOP	28	50	530	10.5	4000	4.1
MAX3243EIDW	DW	SOIC	28	20	506.98	12.7	4826	6.6
MAX3243EIPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243EIPW	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243EIPWE4	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243EIPWE4	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243EIPWG4	PW	TSSOP	28	50	530	10.2	3600	3.5
MAX3243EIPWG4	PW	TSSOP	28	50	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



PW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated