













SN74LVC2G157

SCES207N - APRIL 1999 - REVISED MARCH 2019

# SN74LVC2G157 Single 2-Line to 1-Line data selector multiplexer

#### **Features**

- Available in the Texas Instruments NanoFree<sup>™</sup> package
- Supports 5-V V<sub>CC</sub> operation
- Inputs accept voltages to 5.5 V
- Max  $t_{pd}$  of 6 ns at 3.3 V
- Low power consumption, 10-µA Maximum I<sub>CC</sub>
- ±24-mA Output drive at 3.3 V
- Typical V<sub>OLP</sub> (Output ground bounce)  $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports live insertion, partial-power-down mode, and back-drive protection
- Can be used as a down translator to translate inputs from a maximum of 5.5 V down to the V<sub>CC</sub> Level
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD Protection exceeds JESD 22
  - 2000-V Human body model (A114-A)
  - 1000-V Charged-device model (C101)

# 2 Applications

- Barcode scanner
- Cable solutions
- E-books
- Embedded PC
- Field transmitter: temperature or pressure sensors
- Fingerprint biometrics
- HVAC: Heating, ventilating, and air conditioning
- Network-attached storage (NAS)
- Server motherboard and PSU
- Software defined radio (SDR)
- TV: High definition (HDTV), LCD, and digital
- Video communications systems
- Wireless data access cards, headsets, keyboards, mice, and LAN cards

# 3 Description

This single 2-line to 1-line data selector multiplexer is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC2G157 device features a common strobe (G) input. When the strobe is high, Y is low and  $\overline{Y}$  is high. When the strobe is low, a single bit is selected from one of two sources and is routed to the outputs. The device provides true and complementary data.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### Device Information<sup>(1)</sup>

| PART NUMBER     | PACKAGE   | BODY SIZE (NOM)   |
|-----------------|-----------|-------------------|
| SN74LVC2G157DCT | SSOP (8)  | 2.95 mm × 2.80 mm |
| SN74LVC2G157DCU | VSSOP (8) | 2.30 mm × 2.00 mm |
| SN74LVC2G157YZP | DSBGA (8) | 1.91 mm × 0.91 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Logic Diagram (Positive Logic)





# **Table of Contents**

| 1 | Features 1                           |    | 8.2 Functional Block Diagram                     |    |
|---|--------------------------------------|----|--|----|
| 2 | Applications 1                       |    | 8.3 Feature Description                          | 8  |
| 3 | Description 1                        |    | 8.4 Device Functional Modes                      | 9  |
| 4 | Revision History2                    | 9  | Application and Implementation                   | 10 |
| 5 | Pin Configuration and Functions3     |    | 9.1 Application Information                      |    |
| 6 | Specifications4                      |    | 9.2 Typical Application                          | 10 |
| • | 6.1 Absolute Maximum Ratings         | 10 | Power Supply Recommendations                     | 12 |
|   | 6.2 ESD Ratings                      | 11 | Layout   | 12 |
|   | 6.3 Recommended Operating Conditions |    | 11.1 Layout Guidelines                           | 12 |
|   | 6.4 Thermal Information              |    | 11.2 Layout Example                              | 13 |
|   | 6.5 Electrical Characteristics       | 12 | Device and Documentation Support                 | 14 |
|   | 6.6 Switching Characteristics 6      |    | 12.1 Documentation Support                       | 14 |
|   | 6.7 Operating Characteristics 6      |    | 12.2 Community Resources                         | 14 |
|   | 6.8 Typical Characteristics 6        |    | 12.3 Trademarks                                  | 14 |
| 7 | Parameter Measurement Information    |    | 12.4 Electrostatic Discharge Caution             | 14 |
| 8 | Detailed Description 8               |    | 12.5 Glossary                                    | 14 |
| J | 8.1 Overview                         | 13 | Mechanical, Packaging, and Orderable Information | 14 |

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| С        | Changes from Revision M (June 2015) to Revision N   | Page    |
|----------|---|---------|
| •        | Changed YZP package pinout drawing to match mechanical data drawing; and, pin functions description for cla                                     | arity 3 |
| •        | Added additional thermal metrics for all packages   | 5       |
| •        | Added detailed feature description sections for Standard CMOS Inputs, Balanced High-Drive CMOS Push-Pull Outputs, and Negative Clamping Diodes. |         |
| •        | Added improved Design Requirements and Detailed Design Procedure  | 10      |
| •        | Changed verbiage to better reflect recommendations for this specific device rather than logic devices in general                                | ıl 12   |
| •        | Added layout example for the YZP package  | 12      |
| C        |   |         |
|          | Changes from Revision L (January 2014) to Revision M  | Page    |
| •        | Added ESD Ratings table   | 4       |
| •        | Added ESD Ratings tableAdded Thermal Information table  | 4<br>5  |
|          | Added ESD Ratings table   | 4<br>5  |
| <u>.</u> | Added ESD Ratings table Added Thermal Information table Added Typical Characteristics   | 4<br>5  |


Submit Documentation Feedback

Copyright © 1999–2019, Texas Instruments Incorporated



# 5 Pin Configuration and Functions







 Y
 C1
 C2
 A/B

 B
 B1
 B2
 G

 A
 A1
 A2
 V<sub>CC</sub>

Drawing are not to scale. See mechanical drawings for dimensions

#### **Pin Functions**

|                 | PIN            |       |        |                     |  |  |  |
|-----------------|----------------|-------|--------|---------------------|--|--|--|
| NAME            | SSOP,<br>VSSOP | DSBGA | I/O    | DESCRIPTION         |  |  |  |
| Α               | 1              | A1    | Input  | Data Input A        |  |  |  |
| Ā/B             | 6              | C2    | Input  | Input Selector      |  |  |  |
| В               | 2              | B1    | Input  | Data Input B        |  |  |  |
| G               | 7              | B2    | Input  | Common Strobe Input |  |  |  |
| GND             | 4              | D1    | _      | Ground              |  |  |  |
| V <sub>CC</sub> | 8              | A2    | _      | Positive Supply     |  |  |  |
| Υ               | 5              | D2    | Output | Output              |  |  |  |
| Y               | 3              | C1    | Output | Inverted Output     |  |  |  |

Product Folder Links: SN74LVC2G157



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |   |                    |  | MIN  | MAX                   | UNIT |
|------------------|---|--------------------|--|------|-----------------------|------|
| $V_{CC}$         | Supply voltage  |                    |  | -0.5 | 6.5                   | V    |
| VI               | Input voltage <sup>(2)</sup>                                  |                    |  | -0.5 | 6.5                   | V    |
| Vo               | (0)   |                    |  | -0.5 | 6.5                   | V    |
| Vo               | Voltage applied to any output in the high or low state (2)(3) |                    |  | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current   | V <sub>1</sub> < 0 |  |      | -50                   | mA   |
| I <sub>OK</sub>  | Output clamp current  | V <sub>O</sub> < 0 |  |      | <b>-</b> 50           | mA   |
| Io               | Continuous output current                                     |                    |  |      | ±50                   | mA   |
|                  | Continuous current through V <sub>CC</sub> or GND             |                    |  |      | ±100                  | mA   |
| T <sub>stg</sub> | g Storage temperature   |                    |  | -65  | 150                   | °C   |
| TJ               | Junction temperature  |                    |  |      | 150                   | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

|                    |               |  | VALUE | UNIT |
|--------------------|---------------|--|-------|------|
| \/                 | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)                         | 2000  | V    |
| V <sub>(ESD)</sub> | discharge     | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | 1000  | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

See (1).

|                 |                           |                                    | MIN                              | MAX                    | UNIT |   |  |
|-----------------|---------------------------|------------------------------------|----------------------------------|------------------------|------|---|--|
| .,              | Complementaria            | Operating                          | 1.65                             | 5.5                    | V    |   |  |
| V <sub>CC</sub> | Supply voltage            | Data retention only                | 1.5                              |                        | V    |   |  |
|                 |                           | V <sub>CC</sub> = 1.65 V to 1.95 V | 0.65 × V <sub>CC</sub>           |                        |      |   |  |
| .,              | High-level input voltage  | 1.7                                |                                  | \ /                    |      |   |  |
| V <sub>IH</sub> | High-level input voltage  | V <sub>CC</sub> = 3 V to 3.6 V     | 2                                |                        | V    |   |  |
|                 |                           | V <sub>CC</sub> = 4.5 V to 5.5 V   | 0.7 × V <sub>CC</sub>            |                        |      |   |  |
|                 |                           | V <sub>CC</sub> = 1.65 V to 1.95 V |                                  | 0.35 × V <sub>CC</sub> |      |   |  |
| .,              | Laur laurel imput veltage | Low level input voltage            | V <sub>CC</sub> = 2.3 V to 2.7 V |                        | 0.7  | V |  |
| V <sub>IL</sub> | Low-level input voltage   | V <sub>CC</sub> = 3 V to 3.6 V     |                                  | 0.8                    | V    |   |  |
|                 |                           | V <sub>CC</sub> = 4.5 V to 5.5 V   |                                  | 0.3 × V <sub>CC</sub>  |      |   |  |
| VI              | Input voltage             |                                    | 0                                | 5.5                    | V    |   |  |
| Vo              | Output voltage            |                                    | 0                                | V <sub>CC</sub>        | V    |   |  |
|                 |                           | V <sub>CC</sub> = 1.65 V           |                                  | -4                     |      |   |  |
|                 |                           | V <sub>CC</sub> = 2.3 V            |                                  | -8                     |      |   |  |
| I <sub>OH</sub> | High-level output current | V 2 V                              |                                  | -16                    | mA   |   |  |
|                 |                           | V <sub>CC</sub> = 3 V              |                                  | -24                    |      |   |  |
|                 |                           | V <sub>CC</sub> = 4.5 V            |                                  | -32                    |      |   |  |

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

Product Folder Links: SN74LVC2G157

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **Recommended Operating Conditions (continued)**

See (1).

|                     |                                    |  | MIN | MAX | UNIT |
|---------------------|------------------------------------|--|-----|-----|------|
|                     |                                    | V <sub>CC</sub> = 1.65 V   |     | 4   |      |
| I <sub>OL</sub>     |                                    | V <sub>CC</sub> = 2.3 V  |     | 8   |      |
|                     | Low-level output current           | V 2 V  |     | 16  | mA   |
|                     | $V_{CC} = 3 \text{ V}$             | V <sub>CC</sub> = 3 V  |     | 24  |      |
|                     |                                    | V <sub>CC</sub> = 4.5 V  |     | 32  |      |
|                     |                                    | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ |     | 20  |      |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$                                   |     | 10  | ns/V |
|                     |                                    | $V_{CC} = 5 V \pm 0.5 V$   |     | 5   |      |
| T <sub>A</sub>      | Operating free-air temperature     |  | -40 | 85  | °C   |

#### 6.4 Thermal Information

| <u> </u>             | The mar mornianer                            |            |              |             |      |  |  |
|----------------------|--|------------|--------------|-------------|------|--|--|
|                      |  |            | SN74LVC2G157 |             |      |  |  |
|                      | THERMAL METRIC <sup>(1)</sup>                | DCT (SSOP) | DCU (VSSOP)  | YZP (DSBGA) | UNIT |  |  |
|                      |  | 8 PINS     | 8 PINS       | 8 PINS      |      |  |  |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 192.0      | 289.9        | 99.9        | °C/W |  |  |
| R <sub>0</sub> JCtop | Junction-to-case (top) thermal resistance    | 70.2       | 86.9         | 1.0         | °C/W |  |  |
| $R_{\thetaJB}$       | Junction-to-board thermal resistance         | 105.2      | 208.5        | 27.8        | °C/W |  |  |
| ΨЈТ                  | Junction-to-top characterization parameter   | 7.7        | 23.1         | 0.4         | °C/W |  |  |
| ΨЈВ                  | Junction-to-board characterization parameter | 103.6      | 206.5        | 27.8        | °C/W |  |  |
| $R_{\theta JCbo}$    | Junction-to-case (bottom) thermal resistance | n/a        | n/a          | n/a         | °C/W |  |  |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| P               | ARAMETER                 | TEST C                                | ONDITIONS                              | V <sub>CC</sub> | MIN            | TYP <sup>(1)</sup> | MAX  | UNIT |
|-----------------|--------------------------|---------------------------------------|--|-----------------|----------------|--------------------|------|------|
|                 |                          | $I_{OH} = -100 \mu A$                 |  | 1.65 V to 5.5 V | $V_{CC} - 0.1$ |                    |      |      |
|                 | $I_{OH} = -4 \text{ mA}$ |                                       | 1.65 V                                 | 1.2             |                |                    |      |      |
| V               |                          | $I_{OH} = -8 \text{ mA}$              |  | 2.3 V           | 1.9            |                    |      | V    |
| V <sub>OH</sub> |                          | $I_{OH} = -16 \text{ mA}$             |  | 3 V             | 2.4            |                    |      | v    |
|                 |                          | $I_{OH} = -24 \text{ mA}$             |  | 3 V             | 2.3            |                    |      |      |
|                 |                          | $I_{OH} = -32 \text{ mA}$             |  | 4.5 V           | 3.8            |                    |      |      |
|                 |                          | I <sub>OL</sub> = 100 μA              |  | 1.65 V to 5.5 V |                |                    | 0.1  |      |
|                 |                          | I <sub>OL</sub> = 4 mA                | 1.65 V                                 |                 |                | 0.45               |      |      |
| \/              |                          | I <sub>OL</sub> = 8 mA                |  | 2.3 V           |                |                    | 0.3  | V    |
| V <sub>OL</sub> |                          | I <sub>OL</sub> = 16 mA               |  | 3 V             |                |                    | 0.4  | v    |
|                 |                          | I <sub>OL</sub> = 24 mA               |  | 3 V             |                |                    | 0.55 |      |
|                 |                          | I <sub>OL</sub> = 32 mA               |  | 4.5 V           |                |                    | 0.55 |      |
| II              | A, B, or control inputs  | V <sub>I</sub> = 5.5 V or GND         |  | 0 to 5.5 V      |                |                    | ±5   | μΑ   |
| $I_{\rm off}$   |                          | $V_I$ or $V_O = 5.5 \text{ V}$        |  | 0               |                |                    | ±10  | μΑ   |
| I <sub>CC</sub> |                          | $V_I = 5.5 \text{ V or GND},$         | I <sub>O</sub> = 0                     | 1.65 V to 5.5 V |                |                    | 10   | μΑ   |
| $\Delta I_{CC}$ | -                        | One input at V <sub>CC</sub> – 0.6 V, | Other inputs at V <sub>CC</sub> or GND | 3 V to 5.5 V    |                |                    | 500  | μΑ   |
| $C_{i}$         |                          | $V_I = V_{CC}$ or GND                 |  | 3.3 V           |                | 5                  |      | pF   |

Product Folder Links: SN74LVC2G157

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



# 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER       | FROM    | TO (OUTPUT)         | V <sub>CC</sub> = 1<br>± 0.1 |     | V <sub>CC</sub> = 2<br>± 0.2 |     | V <sub>CC</sub> = ± 0.3 |     | V <sub>CC</sub> = ± 0.5 | 5 V<br>5 V | UNIT |
|-----------------|---------|---------------------|------------------------------|-----|------------------------------|-----|-------------------------|-----|-------------------------|------------|------|
|                 | (INPUT) | (OUTPUT)            | MIN                          | MAX | MIN                          | MAX | MIN                     | MAX | MIN                     | MAX        |      |
|                 | A or B  |                     | 4.4                          | 14  | 2.1                          | 8   | 2                       | 6   | 1.4                     | 4          |      |
| t <sub>pd</sub> | Ā/B     | Y or $\overline{Y}$ | 4.9                          | 16  | 2.5                          | 9   | 2.1                     | 6   | 1.6                     | 4          | ns   |
|                 | G       |                     | 4.2                          | 14  | 2                            | 8   | 1.6                     | 6   | 1.3                     | 4          |      |

# 6.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

|          | PARAMETER                     | TEST CONDITIONS | V <sub>CC</sub> = 1.8 V | $V_{CC} = 2.5 \text{ V}$ | $V_{CC} = 3.3 \text{ V}$ | $V_{CC} = 5 V$ | UNIT |
|----------|-------------------------------|-----------------|-------------------------|--------------------------|--------------------------|----------------|------|
|          | FARAMETER                     | TEST CONDITIONS | TYP                     | TYP                      | TYP                      | TYP            | ONII |
| $C_{pd}$ | Power dissipation capacitance | f = 10 MHz      | 35                      | 35                       | 37                       | 40             | pF   |

# 6.8 Typical Characteristics





Figure 1. Voltage vs Capacitance

Submit Documentation Feedback

Copyright © 1999–2019, Texas Instruments Incorporated




#### 7 Parameter Measurement Information



| <b>S1</b>         |
|-------------------|
| Open              |
| V <sub>LOAD</sub> |
| GND               |
|                   |

**LOAD CIRCUIT** 

| .,                | INI             | PUTS    |                    | · ·                 |                |                | .,             |
|-------------------|-----------------|---------|--------------------|---------------------|----------------|----------------|----------------|
| V <sub>cc</sub>   | V,              | t,/t,   | V <sub>M</sub>     | V <sub>LOAD</sub>   | C <sub>L</sub> | R <sub>∟</sub> | V <sub>Δ</sub> |
| 1.8 V ± 0.15 V    | V <sub>cc</sub> | ≤2 ns   | V <sub>cc</sub> /2 | 2 × V <sub>cc</sub> | 30 pF          | <b>1 k</b> Ω   | 0.15 V         |
| 2.5 V ± 0.2 V     | $V_{cc}$        | ≤2 ns   | V <sub>cc</sub> /2 | 2 × V <sub>cc</sub> | 30 pF          | 500 Ω          | 0.15 V         |
| $3.3~V~\pm~0.3~V$ | 3 V             | ≤2.5 ns | 1.5 V              | 6 V                 | 50 pF          | 500 Ω          | 0.3 V          |
| 5 V ± 0.5 V       | $V_{cc}$        | ≤2.5 ns | V <sub>cc</sub> /2 | 2 × V <sub>cc</sub> | 50 pF          | 500 Ω          | 0.3 V          |



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\circ}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{\text{PLZ}}$  and  $\dot{t}_{\text{PHZ}}$  are the same as  $t_{\text{dis}}$ .
- F.  $t_{\mbox{\tiny PZL}}$  and  $t_{\mbox{\tiny PZH}}$  are the same as  $t_{\mbox{\tiny en}}.$
- G.  $t_{PlH}$  and  $t_{PHl}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



# 8 Detailed Description


#### 8.1 Overview

This single 2-line to 1-line data selector multiplexer is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC2G157 device features a common strobe ( $\overline{G}$ ) input. When the strobe is high, Y is low and  $\overline{Y}$  is high. When the strobe is low, a single bit is selected from one of two sources and is routed to the outputs. The device provides true and complementary data.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## 8.2 Functional Block Diagram



# 8.3 Feature Description

The SN74LVC2G157 device has a wide operating  $V_{CC}$  range of 1.65 V to 5.5 V, which allows it to be used in a broad range of systems. The 5.5 V I/Os allow down translation and also allow voltages at the inputs when  $V_{CC} = 0$ .

#### 8.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law  $(R = V \div I)$ .

Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

#### 8.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

#### 8.3.3 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as depicted in Figure 3.

Submit Documentation Feedback

Copyright © 1999–2019, Texas Instruments Incorporated



# **Feature Description (continued)**

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 3. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

Table 1 lists the functional modes for SN74LVC2G157.

**Table 1. Function Table** 

|   | INP | OUTI | PUTS |   |   |
|---|-----|------|------|---|---|
| G | A/B | Α    | В    | Y | Y |
| Н | Х   | Χ    | X    | L | Н |
| L | L   | L    | X    | L | Н |
| L | L   | Н    | X    | Н | L |
| L | Н   | X    | L    | L | Н |
| L | Н   | Х    | Н    | Н | L |

Copyright © 1999-2019, Texas Instruments Incorporated



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC2G157 allows a single controller input to receive data from two different digital signal sources. In this application, a digital temperature sensor's output and a digital photo sensor's output are multiplexed. Both of these sensors have a relatively slow read rate, typically less than one read per second.

# 9.2 Typical Application




Figure 4. Multiplexer Controlled by Processor

### 9.2.1 Design Requirements

- 5-V Operation
- · Selectable input from two digital signal sources
  - Select LOW: Temperature Sensor, 1 kbps 5-V signal
  - Select HIGH: Photo Sensor, 1 kbps 5-V signal
- 15 pF, low leakage CMOS load

#### 9.2.1.1 Power

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC2G157 plus the maximum supply current,  $I_{CC}$ , listed in *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or  $V_{CC}$  listed in *Absolute Maximum Ratings*.

The SN74LVC2G157 can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{pd}$  Calculation.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.



## Typical Application (continued)

#### **CAUTION**

The maximum junction temperature, T<sub>J</sub>(max) listed in

Absolute Maximum Ratings, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Absolute Maximum Ratings

. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Inputs

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LVC2G157, as specified in *Electrical Characteristics*, and the desired input transition rate. A 10 k $\Omega$  resistor value is often used due to these factors.

The SN74LVC2G157 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the Recommended Operating Conditions.

Refer to *Feature Description* for additional information regarding the inputs for this device.

#### 9.2.1.3 Outputs

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Unused outputs can be left floating.

Refer to Feature Description for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor, typically 0.1  $\mu$ F, from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in Figure 7.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC2G157 to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / 25 \text{ mA}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

Product Folder Links: SN74LVC2G157

# **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 5. Max propagation delay vs voltage for the LVC logic family

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Figure 7.

# 11 Layout

#### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.



# 11.2 Layout Example




Figure 6. Trace Example




Figure 7. Example layout for SN74LVC2G157

Copyright © 1999–2019, Texas Instruments Incorporated



# 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





10-Dec-2020

#### PACKAGING INFORMATION

| Orderable Device   | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan            | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| 74LVC2G157DCTRE4   | ACTIVE     | SM8          | DCT                | 8    | 3000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | C57<br>(R, Z)           | Samples |
| 74LVC2G157DCURG4   | ACTIVE     | VSSOP        | DCU                | 8    | 3000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | C57R                    | Samples |
| 74LVC2G157DCUTG4   | ACTIVE     | VSSOP        | DCU                | 8    | 250            | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | C57R                    | Samples |
| SN74LVC2G157DCT3   | ACTIVE     | SM8          | DCT                | 8    | 3000           | RoHS &<br>Non-Green | SNBI                          | Level-1-260C-UNLIM | -40 to 85    | C57<br>Z                | Samples |
| SN74LVC2G157DCTR   | ACTIVE     | SM8          | DCT                | 8    | 3000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | C57<br>(R, Z)           | Samples |
| SN74LVC2G157DCTRG4 | ACTIVE     | SM8          | DCT                | 8    | 3000           | RoHS & Green        | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | C57<br>(R, Z)           | Samples |
| SN74LVC2G157DCU3   | ACTIVE     | VSSOP        | DCU                | 8    | 3000           | RoHS &<br>Non-Green | SNBI                          | Level-1-260C-UNLIM | -40 to 85    | 57<br>CZ                | Samples |
| SN74LVC2G157DCUR   | ACTIVE     | VSSOP        | DCU                | 8    | 3000           | RoHS & Green        | NIPDAU   SN                   | Level-1-260C-UNLIM | -40 to 85    | (C57J, C57Q, C57R)      | Samples |
| SN74LVC2G157DCUT   | ACTIVE     | VSSOP        | DCU                | 8    | 250            | RoHS & Green        | NIPDAU   SN                   | Level-1-260C-UNLIM | -40 to 85    | (C57J, C57Q, C57R)      | Samples |
| SN74LVC2G157YZPR   | ACTIVE     | DSBGA        | YZP                | 8    | 3000           | RoHS & Green        | SNAGCU                        | Level-1-260C-UNLIM | -40 to 85    | (C37, C3N)              | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 27-May-2021


# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
|    | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device           | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| 74LVC2G157DCURG4 | VSSOP           | DCU                | 8    | 3000 | 180.0                    | 8.4                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| 74LVC2G157DCUTG4 | VSSOP           | DCU                | 8    | 250  | 180.0                    | 8.4                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| SN74LVC2G157DCT3 | SM8             | DCT                | 8    | 3000 | 180.0                    | 13.0                     | 3.35       | 4.5        | 1.55       | 4.0        | 12.0      | Q3               |
| SN74LVC2G157DCTR | SM8             | DCT                | 8    | 3000 | 177.8                    | 12.4                     | 3.45       | 4.4        | 1.45       | 4.0        | 12.0      | Q3               |
| SN74LVC2G157DCTR | SM8             | DCT                | 8    | 3000 | 180.0                    | 13.0                     | 3.35       | 4.5        | 1.55       | 4.0        | 12.0      | Q3               |
| SN74LVC2G157DCUR | VSSOP           | DCU                | 8    | 3000 | 178.0                    | 9.0                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| SN74LVC2G157DCUR | VSSOP           | DCU                | 8    | 3000 | 178.0                    | 9.5                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| SN74LVC2G157DCUR | VSSOP           | DCU                | 8    | 3000 | 180.0                    | 8.4                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| SN74LVC2G157DCUT | VSSOP           | DCU                | 8    | 250  | 178.0                    | 9.5                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| SN74LVC2G157DCUT | VSSOP           | DCU                | 8    | 250  | 178.0                    | 9.0                      | 2.25       | 3.35       | 1.05       | 4.0        | 8.0       | Q3               |
| SN74LVC2G157YZPR | DSBGA           | YZP                | 8    | 3000 | 178.0                    | 9.2                      | 1.02       | 2.02       | 0.63       | 4.0        | 8.0       | Q1               |



www.ti.com 27-May-2021



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74LVC2G157DCURG4 | VSSOP        | DCU             | 8    | 3000 | 202.0       | 201.0      | 28.0        |
| 74LVC2G157DCUTG4 | VSSOP        | DCU             | 8    | 250  | 202.0       | 201.0      | 28.0        |
| SN74LVC2G157DCT3 | SM8          | DCT             | 8    | 3000 | 182.0       | 182.0      | 20.0        |
| SN74LVC2G157DCTR | SM8          | DCT             | 8    | 3000 | 183.0       | 183.0      | 20.0        |
| SN74LVC2G157DCTR | SM8          | DCT             | 8    | 3000 | 182.0       | 182.0      | 20.0        |
| SN74LVC2G157DCUR | VSSOP        | DCU             | 8    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC2G157DCUR | VSSOP        | DCU             | 8    | 3000 | 202.0       | 201.0      | 28.0        |
| SN74LVC2G157DCUR | VSSOP        | DCU             | 8    | 3000 | 202.0       | 201.0      | 28.0        |
| SN74LVC2G157DCUT | VSSOP        | DCU             | 8    | 250  | 202.0       | 201.0      | 28.0        |
| SN74LVC2G157DCUT | VSSOP        | DCU             | 8    | 250  | 180.0       | 180.0      | 18.0        |
| SN74LVC2G157YZPR | DSBGA        | YZP             | 8    | 3000 | 220.0       | 220.0      | 35.0        |



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated