

ON Semiconductor®

FDMC4435BZ P-Channel Power Trench[®] MOSFET -30 V, -18 A, 20 m Ω

Features


- Max $r_{DS(on)}$ = 20 m Ω at V_{GS} = -10 V, I_D = -8.5 A
- Max $r_{DS(on)}$ = 37 m Ω at V_{GS} = -4.5 V, I_D = -6.3 A
- Extended V_{GSS} range (-25 V) for battery applications
- High performance trench technology for extremely low r_{DS(on)}
- High power and current handling capability
- HBM ESD protection level >7 kV typical (Note 4)
- 100% UIL Tested
- Termination is Lead-free and RoHS Compliant

General Description

This P-Channel MOSFET is produced using ON Semiconductor's advanced Power Trench[®] process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

Applications

- High side in DC DC Buck Converters
- Notebook battery power management
- Load switch in Notebook



MLP 3.3x3.3

MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			-30	V	
V _{GS}	Gate to Source Voltage			±25	V	
	Drain Current -Continuous	T _C = 25 °C		-18		
I _D	-Continuous	T _A = 25 °C	(Note 1a)	-8.5	Α	
	-Pulsed			-50		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	32	mJ	
P _D	Power Dissipation	T _C = 25 °C		31	w	
	Power Dissipation	T _A = 25 °C	(Note 1a)	2.3	vv	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	

Thermal Characteristics

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case		4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	53	C/VV

Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC4435BZ	FDMC4435BZ	MLP 3.3X3.3	13 "	12 mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = -250 μA, V _{GS} = 0 V	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, referenced to 25 °C		21		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V},$ $V_{GS} = 0 \text{ V},$ $T_{J} = 125 \text{ °C}$			-1 -100	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μA
On Chara	acteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = -250 μA	-1.0	-1.8	-3.0	V
$\Delta V_{GS(th)}$ ΔT_{J}	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, referenced to 25 °C		-5		mV/°C
J		V _{GS} = -10 V, I _D = -8.5 A		14	20	mΩ
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -6.3 \text{ A}$		21	37	
		V _{GS} = -10 V, I _D = -8.5 A, T _J = 125 °C		20	29	- 11152
9fs	Forward Transconductance	$V_{DD} = -5 V, I_D = -8.5 A$		25		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance			1535	2040	pF
C _{oss}	Output Capacitance	−V _{DS} = -15 V, V _{GS} = 0 V, _ f = 1 MHz		310	410	pF
C _{rss}	Reverse Transfer Capacitance			280	420	pF
R _g	Gate Resistance	f = 1 MHz		4		Ω
Switching	g Characteristics					
t _{d(on)}	Turn-On Delay Time			10	20	ns
G (OD)				9	18	ns
t _r	Rise Time	V _D = -15 V, I _D = -8.5 A,		0		
t _r	Rise Time Turn-Off Delay Time	V_{DD} = -15 V, I _D = -8.5 A, V _{GS} = -10 V, R _{GEN} = 6 Ω		35	56	ns
				-	-	ns ns
t _r t _{d(off)} t _f	Turn-Off Delay Time			35	56	
t _r t _{d(off)} t _f Q _g	Turn-Off Delay Time Fall Time	$V_{GS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -4.5 \text{ V}$ $V_{DD} = -15 \text{ V},$		35 19	56 34	ns
t _r t _{d(off)} t _f Q _g Q _g	Turn-Off Delay Time Fall Time Total Gate Charge	$V_{GS} = -10 \text{ V}, \text{R}_{\text{GEN}} = 6 \Omega$		35 19 38	56 34 53	ns nC
t _r t _{d(off)} t _f Q _g	Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	$V_{GS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -4.5 \text{ V}$ $V_{DD} = -15 \text{ V},$		35 19 38 20	56 34 53	ns nC nC
t _r t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd}	Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge	$V_{GS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -4.5 \text{ V}$ $V_{DD} = -15 \text{ V},$		35 19 38 20 4.3	56 34 53	ns nC nC nC
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -4.5 \text{ V}$ $V_{DD} = -15 \text{ V},$		35 19 38 20 4.3	56 34 53	ns nC nC nC
t _r t _{d(off)} t _f Q _g Q _g Q _{gs} Q _{gd}	Turn-Off Delay TimeFall TimeTotal Gate ChargeTotal Gate ChargeGate to Source ChargeGate to Drain "Miller" Charge	$V_{GS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{GS} = 0 \text{ V to } -4.5 \text{ V}$ $V_{DD} = -15 \text{ V},$ $I_{D} = -8.5 \text{ A}$		35 19 38 20 4.3 11	56 34 53 28	ns nC nC nC
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge Gate to Source Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$V_{GS} = -10 \text{ V}, \ \overline{R}_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$ $V_{DD} = -15 \text{ V},$ $I_D = -8.5 \text{ A}$ $V_{GS} = 0 \text{ V}, \ I_S = -8.5 \text{ A}$ (Note 2)		35 19 38 20 4.3 11	56 34 53 28 1.5	ns nC nC nC



2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0 %.

3. Starting T_J = 25°C; P-ch: L = 1mH, I_{AS} = -8A, V_{DD} = -27V, V_{GS} = -10V.




4. The diode connected between the gate and source servers only as protection against ESD. No gate overvoltage rating is implied.

b.125 °C/W when mounted on a minimum pad of 2 oz copper


www.onsemi.com 2


aî


00000




www.onsemi.com 3







FDMC4435BZ P-Channel Power Trench[®] MOSFET



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative