


$V_{DSS}$	<b>30</b>	<b>V</b>
$R_{DS(on) \max}$ (@ $V_{GS} = 10V$ )	<b>1.3</b>	<b>m<math>\Omega</math></b>
$Q_g$ (typical)	<b>50</b>	<b>nC</b>
$R_g$ (typical)	<b>1.3</b>	<b><math>\Omega</math></b>
$I_D$ (@ $T_C (Bottom) = 25^\circ C$ )	<b>275</b>	<b>A</b>



### Applications

- OR-ing MOSFET for 12V (typical) Bus in-Rush Current
- Battery Operated DC Motor Inverters

### Features

Low $R_{DS(on)}$ (<1.3m $\Omega$ )
Low Thermal Resistance to PCB (<0.8 $^\circ C/W$ )
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant, Halogen-Free
MSL1, Industrial Qualification

results in  
⇒

### Benefits

Lower Conduction Losses
Enable better thermal dissipation
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFH8307PbF	PQFN 5mm x 6 mm	Tape and Reel	4000	IRFH8307TRPbF

### Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	42	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	33	
$I_D @ T_C (Bottom) = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑥	275	
$I_D @ T_C (Bottom) = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑥	174	
$I_{DM}$	Pulsed Drain Current ①	1100	
$P_D @ T_A = 25^\circ C$	Power Dissipation ⑤	3.6	W
$P_D @ T_C (Bottom) = 25^\circ C$	Power Dissipation ⑤	156	
	Linear Derating Factor ⑤	0.029	W/ $^\circ C$
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	$^\circ C$

Notes ① through ⑥ are on page 9


**Static @ T<sub>J</sub> = 25°C (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	30	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	0.02	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	1.1	1.3	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 50A ③
		—	1.7	2.1		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 50A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.35	1.80	2.35	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 150μA
ΔV <sub>GS(th)</sub>	Gate Threshold Voltage Coefficient	—	-6.2	—	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	5.0	μA	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V
		—	—	150		V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
g <sub>fs</sub>	Forward Transconductance	190	—	—	S	V <sub>DS</sub> = 15V, I <sub>D</sub> = 50A
Q <sub>g</sub>	Total Gate Charge	—	120	—	nC	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 15V, I <sub>D</sub> = 50A
Q <sub>g</sub>	Total Gate Charge	—	50	75	nC	V <sub>DS</sub> = 15V V <sub>GS</sub> = 4.5V I <sub>D</sub> = 50A See Fig. 18
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	—	12	—		
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	—	6.5	—		
Q <sub>gd</sub>	Gate-to-Drain Charge	—	16	—		
Q <sub>godr</sub>	Gate Charge Overdrive	—	16	—		
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	—	23	—		
Q <sub>oss</sub>	Output Charge	—	30	—	nC	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V
R <sub>G</sub>	Gate Resistance	—	1.3	2.6	Ω	
t <sub>d(on)</sub>	Turn-On Delay Time	—	26	—	ns	V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V I <sub>D</sub> = 50A R <sub>G</sub> = 1.8Ω See Fig. 17
t <sub>r</sub>	Rise Time	—	30	—		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	31	—		
t <sub>f</sub>	Fall Time	—	13	—		
C <sub>iss</sub>	Input Capacitance	—	7200	—	pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 15V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	1360	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	590	—		

**Avalanche Characteristics**







	Parameter	Typ.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	—	420	mJ
I <sub>AR</sub>	Avalanche Current ①	—	50	A






**Diode Characteristics**




	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	156	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	1100		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.0	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 50A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	—	34	51	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 50A, V <sub>DD</sub> = 15V
Q <sub>rr</sub>	Reverse Recovery Charge	—	68	100	nC	di/dt = 200A/μs ③


**Thermal Resistance**

	Parameter	Typ.	Max.	Units
R <sub>θJC</sub> (Bottom)	Junction-to-Case ④	0.5	0.8	°C/W
R <sub>θJC</sub> (Top)	Junction-to-Case ④	—	15	
R <sub>θJA</sub>	Junction-to-Ambient ⑤	—	35	
R <sub>θJA</sub> (<10s)	Junction-to-Ambient ⑤	—	33	



**Fig 1.** Typical Output Characteristics

**Fig 2.** Typical Output Characteristics

**Fig 3.** Typical Transfer Characteristics

**Fig 4.** Normalized On-Resistance vs. Temperature

**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage

**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage


**Fig 7. Typical Source-Drain Diode Forward Voltage**

**Fig 8. Maximum Safe Operating Area**

**Fig 9. Maximum Drain Current vs. Case Temperature**

**Fig 10. Threshold Voltage Vs. Temperature**

**Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case**



**Fig 12.** On-Resistance vs. Gate Voltage

**Fig 13.** Maximum Avalanche Energy vs. Drain Current

**Fig 14.** Typical Avalanche Current vs. Pulse width




\* Use P-Channel Driver for P-Channel Measurements  
 \*\* Reverse Polarity for P-Channel




**Fig 15.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 16a.** Unclamped Inductive Test Circuit




**Fig 16b.** Unclamped Inductive Waveforms




**Fig 17a.** Switching Time Test Circuit



**Fig 17b.** Switching Time Waveforms





**Fig 18a.** Gate Charge Test Circuit





**Fig 18b.** Gate Charge Waveform



**PQFN 5x6 Outline "B" Package Details**


DIM SYMBOL	MILLIMETERS		INCH	
	MIN	MAX	MIN	MAX
A	0.800	0.900	0.0315	0.0543
A1	0.000	0.050	0.0000	0.0020
A3	0.200 REF		0.0079 REF	
b	0.350	0.470	0.0138	0.0185
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.150	0.450	0.0059	0.0177
D	5.000 BSC		0.1969 BSC	
D1	4.750 BSC		0.1870 BSC	
D2	4.100	4.300	0.1614	0.1693
E	6.000 BSC		0.2362 BSC	
E1	5.750 BSC		0.2264 BSC	
E2	3.380	3.780	0.1331	0.1488
e	1.270 REF		0.0500 REF	
e1	2.800 REF		0.1102 REF	
K	1.200	1.420	0.0472	0.0559
L	0.710	0.900	0.0280	0.0354
P	0°	12°	0°	12°
R	0.200 REF		0.0079 REF	
R2	0.150	0.200	0.0059	0.0079

- Note:**
1. Dimensions and tolerancing conform to ASME Y14.5M-1994
  2. Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
  3. Coplanarity applies to the expose Heat Slug as well as the terminal
  4. Radius on terminal is optional

**PQFN 5x6 Outline "G" Package Details**



DIM SYMBOL	MILLIMETERS		INCH	
	MIN.	MAX.	MIN.	MAX.
A	0.950	1.050	0.0374	0.0413
A1	0.000	0.050	0.0000	0.0020
A3	0.254 REF		0.0100 REF	
b	0.310	0.510	0.0122	0.0201
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.180	0.450	0.0071	0.0177
D	5.150 BSC		0.2028 BSC	
D1	5.000 BSC		0.1969 BSC	
D2	3.700	3.900	0.1457	0.1535
E	6.150 BSC		0.2421 BSC	
E1	6.000 BSC		0.2362 BSC	
E2	3.560	3.760	0.1402	0.1488
E3	2.270	2.470	0.0894	0.0972
e	1.27 REF		0.050 REF	
K	0.830	1.400	0.0327	0.0551
L	0.510	0.710	0.0201	0.0280
L1	0.510	0.710	0.0201	0.0280
P	10 deg	12 deg	0 deg	12 deg

- Note:**
1. Dimensions and tolerancing conform to ASME Y14.5M-1994
  2. Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
  3. Coplanarity applies to the expose Heat Slug as well as the terminal
  4. Radius on terminal is optional



For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <http://www.irf.com/technical-info/appnotes/an-1136.pdf>

For more information on package inspection techniques, please refer to application note AN-1154: <http://www.irf.com/technical-info/appnotes/an-1154.pdf>

Note: For the most current drawing please refer to website at <http://www.irf.com/packaging>

**PQFN 5x6 Part Marking**


Note: For the most current drawing please refer to website at <http://www.irf.com/packaging>

**PQFN 5x6 Tape and Reel**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to website at <http://www.irf.com/packaging>



**Qualification Information**

<b>Qualification Level</b>	Industrial (per JEDEC JESD47F <sup>†</sup> guidelines)	
<b>Moisture Sensitivity Level</b>	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D <sup>†</sup> )
<b>RoHS Compliant</b>	Yes	

† Applicable version of JEDEC standard at the time of product release.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.337\text{mH}$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 50\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .
- ⑤ When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details:  
<http://www.irf.com/technical-info/appnotes/an-994.pdf>
- ⑥ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature at  $25^\circ\text{C}$ . For higher case temperature please refer to Diagram 9. De-rating will be required based on the actual environmental conditions.

**Revision History**

Date	Rev.	Comments
03/28/2012	2.1	<ul style="list-style-type: none"> <li>• Updated package outline on page 7.</li> </ul>
08/01/2013	2.2	<ul style="list-style-type: none"> <li>• Added "StrongIRFET™" above part number on page 1</li> </ul>
04/28/2015	2.3	<ul style="list-style-type: none"> <li>• Updated package outline for "option B" and added package outline for "option G" on page 7.</li> <li>• Updated tape and reel on page 8.</li> </ul>
05/19/2015	2.4	<ul style="list-style-type: none"> <li>• Updated package outline for "option G" on page 7.</li> <li>• Updated "IFX logo" on page 1 and page 9.</li> </ul>
02/27/2020	2.5	<ul style="list-style-type: none"> <li>• Changed datasheet with Infineon logo - all pages</li> <li>• Added disclaimer on last page</li> <li>• Removed "HEXFET™ POWER MOSFT" -page 1</li> </ul>
03/17/2021	2.6	<ul style="list-style-type: none"> <li>• Updated datasheet based on IFX template.</li> <li>• Updated Datasheet based on new current rating and application note : App-AN_1912_PL51_2001_180356</li> </ul>

**Trademarks of Infineon Technologies AG**

$\mu$ HVIC™,  $\mu$ IPM™,  $\mu$ PFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLiR™, CoolMOS™, CoolSET™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™

Trademarks updated November 2015

**Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2016-04-19**

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2016 Infineon Technologies AG.**  
**All Rights Reserved.**

**Do you have a question about this document?**  
**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**  
**ifx1**

**IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or **characteristics ("Beschaffheitsgarantie")**.

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document **is subject to customer's compliance with its obligations** stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in **customer's applications**.

The data contained in this document is exclusively intended for technically trained staff. It is the **responsibility of customer's technical departments** to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, **Infineon Technologies' products may not be used** in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.