

# SPECIFICATION VER. 2.5

#### General

The TS01S is 1-Channel capacitive sensor with differential sensitivity calibration. And the supply voltage range is from 2.5 to 5.5V

The TS01S is designed for low power consumption.


The TS01S has the function to select sensitivity by using SYNC pin without any additional external component.

The TS01S has an output port(OUT) with open drain NMOS structure.

#### **Application**

- Home appliance(Refrigerator, Air cleaner, Air conditioner, Washing machine, Microwave oven)
- Mobile application (PMP, Navigation, MP3 etc)
- Human interface for toys & interactive games
- Sealed control panels, keypads
- Membrane switch replacement

#### **Block Diagram**



#### **Feature**

- 1-Channel capacitive touch sensor with differential sensitivity calibration
- Low power consumption
  - ✓ Idle current : Max 40uA @ 3.3V
  - ✓ Idle current : Max 70uA @ 5.0V
- Uniformly adjustable sensitivity
- Sync function for parallel operation
- Three steps sensitivity available without external component
- Open-drain digital output
- Internal power on reset
- Embedded common and normal noise elimination circuit
- RoHS compliant SOT-26 package

#### **Ordering Information**

| Part No. | Package |
|----------|---------|
| TS01S    | SOT-26  |






#### Content

| Ge | neral  |  | 2   |
|----|--------|--|-----|
|    |        |  |     |
|    | Revis  | sion History                                   | 3   |
| 1  |        | Configuration(SOT-26)                          |     |
| 2  |        | Description(SOT-26)                            |     |
| 3  | Abso   | lute Maximum Rating                            | 6   |
| 4  |        | & Latch-up Characteristics                     |     |
|    | 4.1    | ESD Characteristics                            | 6   |
|    | 4.2    | Latch-up Characteristics                       | 6   |
| 5  | Electi | rical Characteristics                          |     |
| 6  | TS01   | S Implementation                               | 8   |
|    | 6.1    | Current consumption                            | 8   |
|    | 6.2    | CS and CR implementation                       |     |
|    | 6.3    | SYNC implementation                            | 10  |
|    | 6.4    | SYNC implementation for sensitivity selection  | 10  |
|    | 6.5    | OUTPUT implementation                          | 11  |
|    | 6.6    | Internal reset operation                       | 11  |
| 7  | Reco   | mmended Circuit Diagram                        | 12  |
|    | 7.1    | Application Example                            | 12  |
|    | 7.2    | Example – Power Line Split Strategy PCB Layout | 123 |
| 8  | PACI   | KAGE Description                               |     |
|    | 8.1    | Mechanical Drawing                             | 14  |
|    | 8.2    | Marking Description                            | 15  |
| NC | TES: . |  | 16  |





### 1 Pin Configuration(SOT-26)



TS01S SOT-26 (Drawings not to scale)

### 2 Pin Description(SOT-26)

| Pin<br>Number | Name   | I/O                    | Description   | Protection |
|---------------|--------|------------------------|---|------------|
| 1             | OUTPUT | Digital Output         | Touch detect output   | VDD/GND    |
| 2             | VDD    | Power                  | Power (2.5V ~ 5.5V)   | GND        |
| 3             | SYNC   | Analog<br>Input/Output | Self operation signal output Peripheral operation signal input Sensitivity selection input [Note 1] | VDD/GND    |
| 4             | CS     | Analog Input           | Capacitive sensor input   | VDD/GND    |
| 5             | GND    | Ground                 | Supply ground   | VDD        |
| 6             | CR     | Analog Input           | Reference capacitive sensor input for differential sensitivity calibration                          | VDD/GND    |

Note 1: Refer to chapter 6.3, 6.4 SYNC implementation





#### **Absolute Maximum Rating**

Maximum supply voltage 5.5V VDD+0.3 V Maximum voltage on any pin Maximum current on any PAD 100mA Continuous Power Dissipation 200mW Storage Temperature -50 ~ 150℃ Operating Temperature -20 ~ 75 °C Junction Temperature 150℃

Note 2: Unless any other command is noted, all above are operated in normal temperature.

#### **ESD & Latch-up Characteristics**

#### **ESD Characteristics**

| Mode  | Polarity  | Max   | Reference |
|-------|-----------|-------|-----------|
|       |           | 8000V | VDD       |
| H.B.M | Pos / Neg | 8000V | VSS       |
|       |           | 8000V | P to P    |
| M.M   |           | 500V  | VDD       |
|       | Pos / Neg | 500V  | VSS       |
|       |           | 500V  | P to P    |
| C.D.M | -         | 800V  | DIRECT    |

#### 4.2 **Latch-up Characteristics**

| Mode               | Polarity | Level          | Reference |  |  |
|--------------------|----------|----------------|-----------|--|--|
| I Test             | Positive | 25mA ~ 100mA   |           |  |  |
| 1 Test             | Negative | -25mA ~ -100mA | JESD78A   |  |  |
| V supply over 5.0V | Positive | 1V ~ 7.5V      |           |  |  |



#### 5 Electrical Characteristics

■  $V_{DD}$ =3.3V, Typical system frequency (Unless otherwise noted),  $T_A$  = 25 °C

| Characteristics                                       | Symbol            | Test Condition               | Min | Тур | Max                 | Units |  |
|---|-------------------|------------------------------|-----|-----|---------------------|-------|--|
| Operating supply voltage                              | $V_{DD}$          |                              | 2.5 | 3.3 | 5.5                 | V     |  |
| Comment consummation                                  | т                 | $V_{DD}=3.3V$                | -   | 25  | 40                  | Δ     |  |
| Current consumption                                   | $I_{DD}$          | $V_{DD} = 5.0V$              | -   | 40  | 70                  | μΑ    |  |
| Output maximum sink current                           | $I_{OUT}$         | T <sub>A</sub> = 25 °C       | -   | -   | 4.0                 | mA    |  |
| Internal reset criterion V <sub>DD</sub> voltage      | $V_{DD\_RST}$     | $T_{A}=25^{\circ}\!\text{C}$ | -   | -   | 0.3·V <sub>DD</sub> | V     |  |
| Sense input capacitance range [Note 3]                | Cs                |                              | -   | 10  | 100                 | pF    |  |
| Reference input capacitance range [Note 4]            | $C_R$             |                              | -   | 12  | 100                 | рі    |  |
| Sense input resistance range                          | $R_{S}$           |                              | -   | 200 | 1000                | Ω     |  |
| Minimum detectable capacitance variation              | $\Delta C_{S}$    | $C_S = 10pF$                 | 0.2 | -   | -                   | pF    |  |
| Output impedance                                      | Zo                | $\Delta C_S > 0.2 pF$        | -   | 12  | -                   | 0     |  |
| (open drain)  | 2.0               | $\Delta C_S < 0.2 pF$        | -   | 30M | -                   | Ω     |  |
| Self calibration time after $V_{\mathrm{DD}}$ setting | $T_{CAL}$         |                              | -   | 200 | -                   | ms    |  |
| Maximum supply voltage rising time                    | $T_{R\_VDD}$      |                              | -   | -   | 100                 | ms    |  |
| Recommended sync resistance range                     | R <sub>SYNC</sub> |                              | 1   | 2   | 20                  | ΜΩ    |  |

Note 3: The sensitivity can be increased with lower  $C_S$  value. The recommended value of  $C_S$  is 10pF when using 3T PC(Poly Carbonate) cover and 10 mm  $\times$  7 mm touch pattern and middle sensitivity selection.

Note 4:  $C_R$  value is recommended as same that of  $C_{S\_TOT}$  as possible for effective differential sensitivity calibration.  $C_{S\_TOT} = C_S + C_{PARA}$  ( $C_{PARA}$  is parasitic capacitance of CS pin)

If proper CR capacitor value is used, CR pin has almost same frequency as that of CS pin.






#### **6** TS01S Implementation

#### **6.1** Current consumption

TS01S uses internal bias circuit, so internal clock frequency and current consumption is not adjusted. The typical current consumption curve of TS01S is represented in accordance with  $V_{DD}$  voltage as below. The higher  $V_{DD}$  requires more current consumption.

Internal bias circuit can make the circuit design simple and reduce external components.




Typical current consumption curve of TS01S






#### 6.2 CS and CR implementation



The parallel capacitor  $C_S$  is added to CS and  $C_R$  to CR to adjust fine sensitivity. The major factor of the sensitivity is  $C_S$ . The sensitivity would be increased when smaller  $C_S$  value is used. (Ref. below Sensitivity Example Figure) The  $C_R$  value should be almost the same as the total CS capacitance ( $C_{S\_TOT}$ ) for effective differential sensitivity calibration. The total CS capacitance is composed of  $C_S$  which is set for optimal sensitivity and parasitic capacitance of CS pattern ( $C_{PARA}$ ). The parasitic capacitance of CS pattern is about 2pF if normal touch pattern size is used. But in the case of using larger touch pattern,  $C_{PARA}$  is bigger than normal value.

The  $R_S$  is serial connection resistor to avoid malfunction from external surge and ESD. (It might be optional.) From  $200\Omega$  to  $1k\Omega$  is recommended for  $R_S$ . The size and shape of touch PAD might have influence on the sensitivity. The sensitivity will be optimal when the size of PAD is approximately an half of the first knuckle (it's about  $10 \text{ mm} \times 7 \text{ mm}$ ). The connection line of CS to the touch PAD is recommended to be routed as short as possible to prevent from abnormal touch detection caused by connection line.



Sensitivity example figure of TS01S (when normal sensitivity selection selected)





#### **6.3** SYNC implementation



From two TS01S to ten TS01S (or other TS series touch sensor) can work on the one application at the same time thanks to SYNC function with this pin. The SYNC pulse prevents over two sensing signal from interfering with each other. During the sense disenable period and SYNC input becomes high, internal clock is suspended. The  $R_{SYNC}$  is pull-down resistor of SYNC pin. Too big value of  $R_{SYNC}$  makes the SYNC pulse falling delay, and too small value of  $R_{SYNC}$  makes rising delay. The typical value of  $R_{SYNC}$  is  $2M\Omega$ .

TS01S has high sensitivity when SYNC is implemented as above figure (connect  $R_{SYNC}$  between SYNC and GND).

#### 6.4 SYNC implementation for sensitivity selection



Sync connection for middle sensitivity

Sync connection for low sensitivity


Another function of SYNC pin of TS01S is the selection of sensitivity without any additional external component. The SYNC implementation for sensitivity selection is informed as below chart.

| SYNC Connection | Using R <sub>SYNC</sub> Connection | Using R <sub>SYNC</sub> Connection Connected to VDD |            |  |  |
|-----------------|------------------------------------|---|------------|--|--|
| Sensitivity     | High (0.6%)                        | Middle (1.0%)                                       | Low (1.8%) |  |  |





#### 6.5 OUTPUT implementation



The OUT is an open drain structure. For this reason, the connection of pull-up resistor  $R_{OUT}$  is required between OUT and VDD or another lower voltage node. When  $R_{OUT}$  is connected to higher voltage node than VDD, the output current passes through protection diode to VDD and abnormal operation may be occurred.

The maximum output sink current is 4mA, so over a few  $k\Omega$  must be used as  $R_{OUT}$ . Normally  $10k\Omega$  is used as  $R_{OUT}$ . The OUT is high in normal situation, and the value is low when a touch is detected on CS.

#### 6.6 Internal reset operation

The TS01S has stable internal reset circuit that offers reset pulse to digital block. The supply voltage for a system start or restart should be under  $0.3 \cdot V_{DD}$  of normal operation  $V_{DD}$ . No external components required for TS01S power reset, thus it helps simple circuit design and minimize the cost of application.


CAUTION: The V<sub>DD</sub> rising time should be less then 100ms for proper power on reset.





#### 7 Recommended Circuit Diagram

#### 7.1 Application Example




- ♣ The capacitor and resistor might be connected with CS (pin4) for getting a stable sensitivity.
- $\blacksquare$  The capacitor value which is connected to CR pin ( $C_R$ ) should be almost the same as the total CS capacitance (include parasitic capacitance) for an effective differential sensitivity calibration.
- ☐ The sensitivity can be adjusted through a connection of SYNC pin. (Refer to chapter 6.4)
- From two TS01S to ten TS01S (or other TS series touch sensor) can work on the one application at the same time thanks to SYNC function. (Refer to chapter 6.3)
- ♣ VDD periodic voltage ripples over 50mV or the ripple frequency which is lower than 10 kHz it can cause wrong sensitivity calibration. To prevent above problem, power (VDD, GND) line of touch circuit should be separated from the other circuit. Especially the LED driver power line or digital switching circuit power line should be certainly treated to be separated from touch circuit.
- → The C<sub>S</sub> pattern should be routed as short as possible and the width of the line should be around 0.25mm.
- lacktriangle The  $C_S$  pattern routing should be formed by bottom metal (opposite metal of touch PAD).
- ♣ The capacitor which is between VDD and GND is an obligation. It should be placed as close as possible from TS01S.
- ♣ The empty space of PCB must be filled with GND pattern to strengthen GND pattern and to prevent external noise that causes interference with the sensing frequency.






#### 7.2 Example – Power Line Split Strategy PCB Layout

#### A. Not split power Line (Bad power line design)




- ✓ The noise that is generated by AC load or relay can be loaded at 5V power line.
- ✓ A big inductance might be appeared in case of the connection line between main board and display board is too long, moreover the voltage ripple could be generated by LED (LCD) display driver at VDD (5V).

#### B. Split power Line (One 5V regulator used) – Recommended




#### C. Split power Line (Separated 5V regulator used) – Strongly recommended





## **PACKAGE Description**

#### **Mechanical Drawing**






#### NOTE:

- 1. Dimensions and tolerances are as per ANSI Y14.5, 1982.
- 2. Package surface to be matte finish VDI 11 ~ 13.
- 3. Die is facing up for mold. Die is facing down for trim/form, ie. Reverse trim/form.
- 4. The footlength measuring is based on the gauge plane method.
- Dimension is exclusive of mold flash and gate burr.
- https://doi.org/10.1003/10.00003/10.0003/10.00003/10.00003/10.0003/10.00003/10.0003/10.00003/10.0003/10.0003/10.0003/1
  - 7. All dimensions are mm.

#### 8.2 **Marking Description**



| Year Code       | Р    | R    | S    | Т    | U    | V    | W    | Х    | Υ    | Z    |
|-----------------|------|------|------|------|------|------|------|------|------|------|
| Production Year | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 | 2016 |

| Year Code       | Α    | В    | С    | D    | Е    | F    | G    | Н    | K    | М    |
|-----------------|------|------|------|------|------|------|------|------|------|------|
| Production Year | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 |



| N  | O   | res. |
|----|-----|------|
| IN | ( ) | ιн». |

#### LIFE SUPPORT POLICY

AD SEMICONDUCTOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF AD SEMICONDUCTOR CORPORATION

The ADS logo is a registered trademark of ADSemiconductor

© 2006 ADSemiconductor – All Rights Reserved

www.adsemicon.com www.adsemicon.co.kr

