High Efficiency Boost DC/DC Convertor

General Description

The LP6222 is a current mode boost DC-DC converter. Its PWM circuitry with built-in 4.8A current power MOSFET makes this converter highly power efficiently. The LP6222 implements a constant frequency 1MHz PWM control scheme. The high frequency PWM operation also saves board space by reducing external component sizes. The LP6222 features automatic shifting to pulse frequency modulation mode at light loads.Highly integration and internal compensation network minimizes as 6 external component counts. Optimized operation frequency can meet the requirement of small LC filters value and low operation current with high efficiency.

LowPowerSemi 微源半導體

The LP6222 includes under-voltage lockout, current limiting, and thermal overload protection to prevent damage in the event of an output overload. The LP6222 is available in a small SOT23-6&ESOP8 package.

Order Information

LP6222 🗆 🗆

F: Halogen Free and Pb Free

Package Type B6: SOT23-6 SP:ESOP8


Applications

- Battery products ∻
- Host Products ∻
- ♦ Panel

Features

- Up to 90% efficiency
- Output to Input Disconnect at Shutdown Mode
- Shut-down current:<1uA
- Output voltage Up to 9V
- Internal Compensation, Soft-start
- 1MHz fixed frequency switching
- High switch on current:4.8A(ESOP8)
- Available in SOT23-6&ESOP8 Package

Typical Application Circuit




Marking Information

Device	Marking	Package	Shipping	
LP6222B6F	LPS	SOT23-6	3K/REEL	
LP0222D0F	5HYWX	50123-0		
	LPS			
LP6222SPF	LP6222	P6222 ESOP8		
	YWX			
Marking indication:				
Y:Production year W:Production period X:Production batch				



Functional Pin Description




Pin		Neme	Description	
SOT23-6	ESOP8	Name	Description	
1	3/4	LX	switching pin.	
2	1/5/9	GND	Ground.	
3	2	FB	Regulation Feedback Input. Connect to an external resistive voltage	
			divider from the output to FB to set the output voltage.	
	Regulator ON/OFF Control Input. A logic high input(V _{EN} >1.4V)		Regulator ON/OFF Control Input. A logic high input(V_{EN} >1.4V) turns on	
4 8		EN	the regulator. A logic low input(V_{EN}<0.4V) puts the LP6222 into low	
			current shutdown mode.	
5	7	VIN	Power Supply pin.	
6	6	ISET	Set LX current.	



LP6222

Function Block Diagram



Absolute Maximum Ratings Note 1

\diamond	Input to GND 6V
\diamond	SW Voltage to GND 12V
\diamond	Other Pin Voltage to GND 6V
\diamond	Maximum Junction Temperature
\diamond	Operating Ambient Temperature Range (T _A)
\diamond	Maximum Soldering Temperature (at leads, 10 sec)

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Information

\diamond	Maximum Power Dissipation (P _D ,T _A =25°C) 0.45W
\diamond	Thermal Resistance (J _A) 250°C/W
\diamond	Maximum Power Dissipation (P _D ,T _A =25°C) 2W
\diamond	Thermal Resistance (J _A) 50°C/W

ESD Susceptibility

\diamond	HBM(Human Body M	lode)	2KV
\diamond	MM(Machine Mode)		200V



Electrical Characteristics

$(V_{IN}=3.3V, V_{OUT}=5V, C_{IN}=22uF, C_{OUT}=22uF, L=4.7uH, R_1=110K, R_2=15K)$


Parameter	Condition	Min	Тур.	Max	Units
Supply Voltage		2.5		5.5	V
Output Voltage Range		2.5		9	V
Supply Current(Shutdown)	V _{EN} =0V		1		uA
Supply Current	V _{FB} =0.7V		0.19		mA
Feedback Voltage		0.588	0.6	0.612	V
Feedback Input Current	V _{FB} =1.2V		50		nA
Switching Frequency			1		MHz
Maximum Duty Cycle		80	90	95	%
EN Input Low Voltage				0.4	V
EN Input High Voltage		1.4			V
Switch MOSFET Current Limit			4.8		Α
Low-side On Resistance			100		mΩ

LowPowerSemi 微源半導體




Typical Operating Characteristics

(C_{IN}=22uF, C_{OUT}=22uF, T_A=25 $^{\circ}$ C, unless otherwise noted)




 $V_{\text{IN}}\text{=}3V, V_{\text{OUT}}\text{=}5V, I_{\text{OUT}}\text{=}50\text{mA}, CH_1\text{=}V_{\text{SW}}, CH_2\text{=}\triangle V_{\text{OUT}}$

 $V_{\text{IN}}\text{=}3V, V_{\text{OUT}}\text{=}5V, \text{ }I_{\text{OUT}}\text{=}200\text{mA}, \text{CH}_1\text{= }V_{\text{SW}}, \text{CH}_2\text{=} \triangle V_{\text{OUT}}$



 $V_{\text{IN}}\text{=}3V, V_{\text{OUT}}\text{=}5V, I_{\text{OUT}}\text{=}500\text{mA}, CH_1\text{=}V_{\text{SW}}, CH_2\text{=}\triangle V_{\text{OUT}}$

 V_{IN} =3V, V_{OUT} =5V, I_{OUT} =1A, CH_1 = V_{SW} , CH_2 = $\triangle V_{OUT}$





Operation Information

The LP6222 uses a fixed frequency, peak current mode boost regulator architecture to regulate voltage at the feedback pin. At the start of each oscillator cycle the MOSFET is turned on through the control circuitry. To prevent sub-harmonic oscillations at duty cycles greater than 50 percent, a stabilizing ramp is added to the output of the current sense amplifier and the result is fed into the negative input of the PWM comparator. When this voltage equals The output voltage of the error amplifier the power MOSFET is turned off. The voltage at the output of the error amplifier is an amplified version of the difference between the 0.6V bandgap reference voltage and the feedback voltage. In this way the peak current level keeps the output in regulation. If the feedback voltage starts to drop, the output of the error amplifier increases. These results in more current to flow through the power MOSFET, thus increasing the power delivered to the output. TheLP6222 has internal soft start to limit the amount of input current at startup and to also limit the amount of overshoot on the output.

Setting the Output Voltage

Set the output voltage by selecting the resistive voltage divider ratio. The voltage divider drops the output voltage to the 0.6V feedback voltage. Use a 100K resistor for R_2 of the voltage divider. Determine the high-side resistor R_1 by the equation:

$$V_{OUT} = (R_1 / R_2 + 1) \times V_{FB}$$

Current Limitation

The internal power-MOS switch current is monitored cycle-by-cycle and is limited to the value not exceed 4.8A(Typ.). When the switch current reaches the limited value, the internal power-MOS is turned off immediately until the next cycle. Keep traces at this pin as short as possible. Do not put capacitance at this pin.

Current limit program

A resistor between ISET and GND pin programs peak switch current. the resistor value be between 10K and 96K .The current limit will be set from 4.8A to 0.5A .Keep traces at this pin as short as possible. Do not put capacitance at this pin. To set the over current trip point according to the following equation:

I_{OCP}=48000 / R₃

Diode Selection

To achieve high efficiency, Schottky diode is good choice for low forward drop voltage and fast switching time. The output diode rating should be able to handle the maximum output voltage, average power dissipation and the pulsating diode peak current.

Input Capacitor Selection

For better input bypassing, low-ESR ceramic capacitors are recommended for performance. A 22uF input capacitor is sufficient for most applications. For a lower output power requirement application, this value can be decreased.



For a better efficiency in high switching frequency converter, the inductor selection has to use a proper core material such as ferrite core to reduce the core loss and choose low ESR wire to reduce copper loss. The most important point is to prevent the core saturated when handling the maximum peak current. Using a shielded inductor can minimize radiated noise in sensitive applications. The maximum peak inductor current is the maximum input current plus the half of inductor ripple current. The calculated peak current has to be smaller than the current limitation in the electrical characteristics. A typical setting of the inductor ripple current is 20% to 40% of the maximum input current. If the selection is 40%, the maximum peak inductor current is

$$I_{\text{PEAK}} = I_{\text{IN}(\text{MAX})} + \frac{1}{2}I_{\text{RIPPLE}} = 1.2 \times I_{\text{IN}(\text{MAX})}$$
$$= 1.2 \times \left[\frac{I_{\text{OUT}(\text{MAX})} \times V_{\text{OUT}}}{\eta \times V_{\text{IN}(\text{MIN})}}\right]$$

The minimum inductance value is derived from the following equation:

$$L = \frac{\eta \times V_{IN(MIN)}^{2} \times \left[V_{OUT} - V_{IN(MIN)}\right]}{0.4 \times I_{OUT(MAX)} \times V_{OUT}^{2} \times f_{OSC}}$$

Depending on the application, the recommended inductor value is between 2.2uH to 10uH.

Output Capacitor Selection

For lower output voltage ripple, low-ESR ceramic capacitors are recommended. The tantalum capacitors can be used as well, but the ESR is bigger than ceramic capacitor. The output voltage ripple consists of two components: one is the pulsating output ripple current flows through the ESR, and the other is the capacitive ripple caused by charging and discharging.

$$V_{RIPPLE} = V_{RIPPLE} = V_{RIPPLE} + V_{RIPPLE} C$$
$$\cong I_{PEAK} \times R_{ESR} + \frac{I_{PEAK}}{C_{OUT}} \left(\frac{V_{OUT} - V_{IN}}{V_{OUT} \times f_{OSC}} \right)$$


Layout Guideline

For high frequency switching power supplies, the PCB layout is important step in system application design. In order to let IC achieve good regulation, high efficiency and stability, it is strongly recommended the power components should be placed as close as possible. The set races should be wide and short. The feedback pin and then works of feedback and compensation should keep away from the power loops, and be shielded with a ground trace or plane to prevent noise coupling.



Packaging Information







SYMBOLS	MILLIMETERS		INCHES		
STNDOLS	MIN.	MAX.	MIN.	MAX.	
A	-	1.45	-	0.057	
A1	0.00	0.15	0.000	0.006	
b	0.30	0.50	0.012	0.020	
D	2.90		0.114		
E1	1.60		0.063		
e	0.95		0.037		
E	2.60	3.00	0.102	0.118	
L	0.3	0.60	0.012	0.024	





LP6222











SYMBOLS	DIMENSION (MM)		DIMENSION (INCH)	
STIVIDOLS	MIN	MAX	MIN	MAX
A	1.30	1.70	0.051	0.067
A1	0.00	0.15	0.000	0.006
A2	1.25	1.52	0.049	0.060
b	0.33	0.51	0.013	0.020
С	5.80	6.20	0.228	0.244
D	4.80	5.00	0.189	0.197
D1	3.15	3.45	0.124	0.136
E	3.80	4.00	0.150	0.157
E1	2.26	2.56	0.089	0.101
е	1.27 BSC		0.050 BSC	
н	0.19	0.25	0.0075	0.0098
L	0.41	1.27	0.016	0.050
θ	0°	8°	0°	8°