







# Non-Isolated, Fixed Ratio DC-DC Converter

#### Features & Benefits

- Up to 170A continuous secondary current
- Up to 3000W/in<sup>3</sup> power density
- 98% peak efficiency
- · Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 6123 through-hole ChiP™ package
  - 2.402 x 0.990 x 0.284in (61.00 x 25.14 x 7.21mm)
- Bidirectional start up and steady state operation

## **Typical Applications**

- DC Power Distribution
- High End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High Density Power Supplies
- Communications Systems
- Transportation

Product Ratings						
V <sub>PRI</sub> = 54V (36 – 60V)	$I_{SEC}$ = up to 170A					
V <sub>SEC</sub> = 10.8V (7.2 – 12.0V) (NO LOAD)	K = 1/5					

## **Product Description**

The NBM6123x60E12A7yzz is a high efficiency Non Isolated Bus Converter operating from a  $36-60V_{DC}$  primary bus to deliver a non-isolated, ratiometric secondary voltage from 7.2 to  $12.0V_{DC}$ .


The NBM6123x60E12A7yzz offers low noise, fast transient response, and industry leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a PoL regulator to be located at the primary side of the NBM. With a primary to secondary K factor of 1/5, that capacitance value can be reduced by a factor of 25x, resulting in savings of board area, material and total system cost.

Leveraging the thermal and density benefits of Vicor ChiP packaging technology, the NBM offers flexible thermal management options with very low top and bottom side thermal impedances. Thermally-adept ChiP-based power components enable customers to achieve low cost power system solutions with previously unattainable system size, weight and efficiency attributes quickly and predictably.

The NBM non-isolated topology allows start up and steady state operation in forward and reverse directions and provides bidirectional protections. However if the power train is disabled by any protection and  $V_{SEC}$  is present, then a voltage equal to  $V_{SEC}$  minus two diode drops will appear on the primary side.




# **Typical Applications**



NBM6123x60E12A7yzz + Point of Load

# **Pin Configuration**



# **Pin Descriptions**

Pin Number	Signal Name	Туре	Function
I1, J1, K1, L1	+V <sub>PRI</sub>	PRIMARY POWER	Positive primary auto-transformer power terminal
l'2	TM	OUTPUT	Temperature Monitor; Primary side referenced signals
J'2	EN	INPUT	Enables and disables power supply; Primary side referenced signals
K′2	VAUX	OUTPUT	Auxiliary Voltage Source; Primary side referenced signals
L'2	SGND	SIGNAL RETURN	Signal return terminal only. Do not connect to PGND
A1, D1, E1, H1, A'2, D'2, E'2, H'2	+V <sub>SEC</sub>	SECONDARY POWER	Positive secondary auto-transformer power terminal
B1, C1, F1, G1 B'2, C'2, F'2, G'2	PGND <sup>[a]</sup>	POWER RETURN	Common negative primary and secondary auto-transformer power return terminal

<sup>[</sup>a] For proper operation an external low impedance connection must be made between listed -PGND1 and PGND2 terminals.



# **Part Ordering Information**

Product Function	Package Size	Package Mounting	Max Primary Input Voltage	Range Identifier	Max Secondary Voltage	Secondary Output Current	Temperature Grade	Option
NBM	6123	Х	60	E	12	A7	у	ZZ
Non-isolated Bus Converter Module	61 = L 23 = W	<b>T</b> = TH <b>S</b> = SMT	60V	36 – 60V	12V No Load	170A	<b>T</b> = -40°C - 125°C <b>M</b> = -55°C - 125°C	<ul> <li>00 = Analog Ctrl</li> <li>01 = PMBus Ctrl</li> <li>0R = Reversible Analog Ctrl</li> <li>0P = Reversible PMBus Ctrl</li> </ul>

All products shipped in JEDEC standard high profile (0.400" thick) trays (JEDEC Publication 95, Design Guide 4.10).

# **Standard Models**

Product Function	Package Size	Package Mounting	Max Primary Input Voltage	Range Identifier	Max Secondary Voltage	Secondary Output Current	Temperature Grade	Option
NBM	6123	Т	60	E	12	A7	Т	OR

# **Absolute Maximum Ratings**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+V <sub>PRI_DC</sub> to -V <sub>PRI_DC</sub>		-1	80	V
$V_{PRI\_DC}$ or $V_{SEC\_DC}$ Slew Rate (Operational)			1	V/μs
+V <sub>SEC_DC</sub> to -V <sub>SEC_DC</sub>		-1	16	V
TM to -V <sub>PRI_DC</sub>			4.6	V
EN to -V <sub>PRI_DC</sub>		-0.3	5.5	V
VAUX to -V <sub>PRI_DC</sub>			4.6	V

# **Electrical Specifications**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
Ger	neral Powertra	in PRIMARY to SECONDARY Specification (Forward	Direction	)			
Primary Input Voltage Range (Continuous)	$V_{PRI\_DC}$		36		60	V	
V <sub>PRI</sub> µController	$V_{\mu C\_ACTIVE}$	$V_{PRI\_DC}$ voltage where $\mu C$ is initialized, (i.e., VAUX = low, powertrain inactive)			15	V	
PRI to SEC Input Quiescent Current	1	Disabled, EN low, $V_{PRI\_DC} = 54V$		7		A	
PRI 10 SEC Input Quiescent Current	I <sub>PRI_Q</sub>	T <sub>INTERNAL</sub> ≤ 100°C			12	mA	
		V <sub>PRI_DC</sub> = 54V, T <sub>INTERNAL</sub> = 25°C		10	12		
PRI to SEC No Load	D	$V_{PRI\_DC} = 54V$	8		19	14/	
Power Dissipation	P <sub>PRI_NL</sub>	V <sub>PRI_DC</sub> = 36 - 60V, T <sub>INTERNAL</sub> = 25 °C			14	W	
		V <sub>PRI_DC</sub> = 36 - 60V			22		
PRI to SEC Inrush Current Peak	I <sub>PRI INR PK</sub>	$V_{PRI\_DC}$ = 60V, $C_{SEC\_EXT}$ = 3000 $\mu$ F, $R_{LOAD\_SEC}$ = 20% of full load current		15		А	
	<u>.</u>	T <sub>INTERNAL</sub> ≤ 100°C			50	. ,	
DC Primary Input Current	I <sub>PRI_IN_DC</sub>	At I <sub>SEC_OUT_DC</sub> = 170A, T <sub>INTERNAL</sub> ≤ 100°C			34.4	А	
Transformation Ratio	K	Primary to secondary, $K = V_{SEC\_DC} / V_{PRI\_DC}$ , at no load		1/5		V/V	
Secondary Output Current (Continuous)	I <sub>SEC_OUT_DC</sub>				170	А	
Secondary Output Current (Pulsed)	I <sub>SEC_OUT_PULSE</sub>	10ms pulse, 25% duty cycle, I <sub>SEC_OUT_AVG</sub> ≤ 50% rated I <sub>SEC_OUT_DC</sub>			200	А	
		$V_{PRI\_DC} = 54V$ , $I_{SEC\_OUT\_DC} = 170A$	96.5	97.5		%	
PRI to SEC Efficiency (Ambient)	$\eta_{AMB}$	V <sub>PRI_DC</sub> = 36 - 60 V, I <sub>SEC_OUT_DC</sub> = 170A	95.6				
		$V_{PRI\_DC} = 54V$ , $I_{SEC\_OUT\_DC} = 85A$	97.3	98			
PRI to SEC Efficiency (Hot)	$\eta_{HOT}$	$V_{PRI\_DC} = 54V$ , $I_{SEC\_OUT\_DC} = 170A$	96.5	97.1		%	
PRI to SEC Efficiency (Over Load Range)	η <sub>20%</sub>	34A < I <sub>SEC_OUT_DC</sub> < 170A	90			%	
	R <sub>SEC_COLD</sub>	$V_{PRI\_DC} = 54V$ , $I_{SEC\_OUT\_DC} = 170A$ , $T_{INTERNAL} = -40$ °C	0.5	0.8	1.1		
PRI to SEC Output Resistance	R <sub>SEC_AMB</sub>	$V_{PRI\_DC} = 54V$ , $I_{SEC\_OUT\_DC} = 170A$	0.8	1.3	1.8	mΩ	
	R <sub>SEC_HOT</sub>	V <sub>PRI_DC</sub> = 54V, I <sub>SEC_OUT_DC</sub> = 170A, T <sub>INTERNAL</sub> = 100°C	1.1	1.55	2.0		
Switching Frequency	F <sub>SW</sub>	Frequency of the output voltage ripple = 2x F <sub>SW</sub>	1.02	1.07	1.12	MHz	
Secondary Output Voltage Ripple	V <sub>SEC_OUT_PP</sub>	$C_{SEC\_EXT} = 0\mu$ F, $I_{SEC\_OUT\_DC} = 170$ A, $V_{PRI\_DC} = 54$ V, 20MHz BW		125		mV	
) 1 J - 1-1/1-3	520_001_11	T <sub>INTERNAL</sub> ≤ 100°C			400	- 1117	
Primary Input Leads Inductance (Parasitic)	L <sub>PRI_IN_LEADS</sub>	Frequency 2.5MHz (double switching frequency), simulated lead model		3		nH	
Secondary Output Leads Inductance (Parasitic)	L <sub>SEC_OUT_LEADS</sub>	Frequency 2.5MHz (double switching frequency), simulated lead model		0.64		nH	



# **Electrical Specifications (Cont.)**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Comon	al Dannauturaina	DRIMARY to CECONDARY Consideration (Family of Pi	+:\ C			
	ai Powertrain i	PRIMARY to SECONDARY Specification (Forward Di	rection) C	ont.		
Effective Primary Capacitance (Internal)	C <sub>PRI_INT</sub>	Effective value at 54V <sub>PRL_DC</sub>		16.80		μF
Effective Secondary Capacitance (Internal)	C <sub>SEC_INT</sub>	Effective value at 10.8V <sub>SEC_DC</sub>		140		μF
Rated Secondary Output Capacitance (External)	C <sub>SEC_OUT_EXT</sub>	Excessive capacitance may drive module into short circuit protection			3000	μF
Rated Secondary Output Capacitance (External), Parallel Array Operation	C <sub>SEC_OUT_AEXT</sub>	$C_{SEC\_OUT\_AEXT}$ Max = N • 0.5 • $C_{SEC\_OUT\_EXT\_MAX}$ , where N = the number of units in parallel				
	Protoc	tion PRIMARY to SECONDARY (Forward Direction)				
	Frotec	Start up into a persistent fault condition. Non-latching				
Auto Restart Time	t <sub>AUTO_RESTART</sub>	fault detection given $V_{PRI\_DC} > V_{PRI\_UVLO+}$	940		1010	ms
Primary Overvoltage Lockout Threshold	V <sub>PRI_OVLO+</sub>		63	66	69	V
Primary Overvoltage Recovery Threshold	V <sub>PRI_OVLO</sub> -		60	63	66	V
Primary Overvoltage Lockout Hysteresis	V <sub>PRI_OVLO_HYST</sub>			3		V
Primary Overvoltage Lockout Response Time	t <sub>PRI_OVLO</sub>			30		μs
Primary Undervoltage Lockout Threshold	V <sub>PRI_UVLO</sub> _		28	30	32	V
Primary Undervoltage Recovery Threshold	V <sub>PRI_UVLO+</sub>		32	34	36	V
Primary Undervoltage Lockout Hysteresis	V <sub>PRI_UVLO_HYST</sub>			4		V
Primary Undervoltage Lockout Response Time	t <sub>PRI_UVLO</sub>			100		μs
Primary Undervoltage Start Up Delay	t <sub>PRI_UVLO+_DELAY</sub>	From $V_{PRI\_DC} = V_{PRI\_UVLO+}$ to powertrain active, EN floating (i.e., one time start up delay from application of $V_{PRI\_DC}$ to $V_{SEC\_DC}$ )		30		ms
Primary Soft Start Time	t <sub>PRI_SOFT_START</sub>	From powertrain active. Fast current limit protection disabled during soft start		1		ms
Secondary Output Overcurrent Trip Threshold	I <sub>SEC_OUT_OCP</sub>		201	220	320	А
Secondary Output Overcurrent Response Time Constant	t <sub>SEC_OUT_OCP</sub>	Effective internal RC filter		4		ms
Secondary Output Short Circuit Protection Trip Threshold	I <sub>SEC_OUT_SCP</sub>		250			А
Secondary Output Short Circuit Protection Response Time	t <sub>SEC_OUT_SCP</sub>			1		μs
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Temperature sensor located inside controller IC	125			°C
Overtemperature Recovery Threshold	t <sub>OTP</sub>		105	110	115	°C
Undertemperature Shutdown Threshold	t <sub>UTP</sub>	Temperature sensor located inside controller IC; protection not available for M-Grade units.			-45	°C
Undertemperature Restart Time	t <sub>UTP_RESTART</sub>	Start up into a persistent fault condition. Non-latching fault detection given $V_{PRI_DC} > V_{PRI_UVLO+}$		3		S



# **Electrical Specifications (Cont.)**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit				
General Powertrain SECONDARY to PRIMARY Specification (Reverse Direction)										
Secondary Input Voltage Range (Continuous)	$V_{SEC\_DC}$		7.2		12.0	V				
		V <sub>SEC_DC</sub> = 10.8V, T <sub>INTERNAL</sub> = 25°C		10	12					
SEC to PRI No Load	D	$V_{SEC\_DC} = 10.8V$	8.0		19	W				
Power Dissipation	P <sub>SEC_NL</sub>	V <sub>SEC_DC</sub> = 7.2 – 12.0V, T <sub>INTERNAL</sub> = 25°C			14	VV				
		$V_{SEC_DC} = 7.2 - 12.0V$			22					
DC Secondary Input Current	I <sub>SEC_IN_DC</sub>	At I <sub>PRI_DC</sub> = 34A, T <sub>INTERNAL</sub> ≤ 100°C			172	А				
Primary Output Current (Continuous)	I <sub>PRI_OUT_DC</sub>				34	А				
Primary Output Current (Pulsed)	I <sub>PRI_OUT_PULSE</sub>	10ms pulse, 25% duty cycle, $I_{PRI\_OUT\_AVG} \le 50\%$ rated $I_{PRI\_OUT\_DC}$			40.8	А				
	$\eta_{\sf AMB}$	$V_{SEC\_DC} = 10.8V$ , $I_{PRI\_OUT\_DC} = 34A$	96.1	97.1						
SEC to PRI Efficiency (Ambient)		$V_{SEC_DC} = 7.2 - 12.0V$ , $I_{PRI_OUT_DC} = 34A$	34A 94.9			%				
		$V_{SEC\_DC} = 10.8V$ , $I_{PRI\_OUT\_DC} = 17A$	97.3	98						
SEC to PRI Efficiency (Hot)	$\eta_{HOT}$	$V_{SEC\_DC} = 10.8V$ , $I_{PRI\_OUT\_DC} = 34A$	96.3	97		%				
SEC to PRI Efficiency (Over Load Range)	η <sub>20%</sub>	6.80A < I <sub>PRI_OUT_DC</sub> < 34A	90			%				
	R <sub>PRI_COLD</sub>	$V_{SEC\_DC} = 10.8V$ , $I_{PRI\_OUT\_DC} = 34A$ , $T_{INTERNAL} = -40$ °C	22	30	38					
SEC to PRI Output Resistance	R <sub>PRI_AMB</sub>	$V_{SEC\_DC} = 10.8V$ , $I_{PRI\_OUT\_DC} = 34A$	28	42	56	mΩ				
	R <sub>PRI_HOT</sub>	V <sub>SEC_DC</sub> = 10.8V, I <sub>PRI_OUT_DC</sub> = 34A, T <sub>INTERNAL</sub> = 100°C	36	45	54					
Primary Output Voltage Ripple	V <sub>PRI OUT PP</sub>	$C_{PRI\_OUT\_EXT} = 0\mu$ F, $I_{PRI\_OUT\_DC} = 34$ A, $V_{SEC\_DC} = 10.8$ V, 20MHz BW		625		mV				
		T <sub>INTERNAL</sub> ≤ 100°C			1500					



# **Electrical Specifications (Cont.)**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit				
Protection SECONDARY to PRIMARY (Reverse Direction)										
Effective Primary Output Capacitance (External)	C <sub>PRI_OUT_EXT</sub>	Excessive capacitance may drive module into short circuit protection when starting from Secondary to Primary			100	μF				
Secondary Overvoltage Lockout Threshold	V <sub>SEC_OVLO+</sub>		12.8	13.2	13.6	V				
Secondary Overvoltage Recovery Threshold	$V_{PRI\_OVLO-}$		12	12.6	13.2	V				
Secondary Overvoltage Lockout Response Time	t <sub>PRI_OVLO</sub>			30		μs				
Secondary Undervoltage Lockout Threshold	$V_{SEC\_UVLO-}$		5.6	6	6.4	V				
Secondary Undervoltage Recovery Threshold	V <sub>PRI_UVLO+</sub> -		6.4	6.8	7.2	V				
Secondary Undervoltage Lockout Response Time	t <sub>SEC_UVLO</sub>			100		μs				
Primary Output Overcurrent Trip Threshold	I <sub>PRI_OUT_OCP</sub>	Powertrain is stopped but current can flow from Secondary to Primary through MOSFET body diodes	40	44	64	А				
Primary Output Overcurrent Response Time Constant	t <sub>PRI_OUT_OCP</sub>	Effective internal RC filter		4		ms				
Primary Short Circuit Protection Trip Threshold	I <sub>PRI_SCP</sub>	Powertrain is stopped but current can flow from Secondary to Primary through MOSFET body diodes	50			А				
Primary Short Circuit Protection Response Time	t <sub>PRI_SCP</sub>			1		μs				







Figure 1 — Specified thermal operating area



**Figure 2** — Specified electrical operating area using rated  $R_{SEC\ HOT}$ 




Figure 3 — Specified primary start up into load current and external capacitance

# **Signal Characteristics**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

#### **Temperature Monitor**

- $\bullet$  The TM pin is a standard analog I/O configured as an output from an internal  $\mu C.$
- The TM pin monitors the internal temperature of the controller IC within an accuracy of ±5°C.
- μC 250kHz PWM output internally pulled high to 3.3V.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT		
	Start Up	Powertrain Active to TM Time	$t_{TM}$			100		μs		
		TM Duty Cycle	$TM_PWM$		18.18		68.18	%		
		TM Current	$I_{TM}$				4	mA		
		Recommended External filtering								
		TM Capacitance (External)	C <sub>TM_EXT</sub>	Recommended External filtering		0.01		μF		
DIGITAL OUTPUT	Danulan	TM Resistance (External)	R <sub>TM_EXT</sub>	Recommended External filtering		1		kΩ		
	Regular Operation	Specifications using recommended filter								
		TM Gain	$A_{TM}$			10		mV / °C		
		TM Voltage Reference	$V_{TM\_AMB}$	Internal temperature = 27°C		1.27		V		
		TM Voltage Ripple	V <sub>TM_PP</sub>	$R_{TM\_EXT} = 1k\Omega$ , $C_{TM\_EXT} = 0.01\mu$ F, $V_{PRI\_DC} = 54V$ , $I_{SEC\_DC} = 170A$		28		mV		
				T <sub>INTERNAL</sub> ≤ 100°C			40			

#### **Enable / Disable Control**

- $\bullet$  The EN pin is a standard analog I/O configured as an input to an internal  $\mu C.$
- It is internally pulled high to 3.3V.
- When held low, the NBM internal bias will be disabled and the powertrain will be inactive.
- In an array of NBMs, EN pins should be interconnected to synchronize start up.
- ullet Unit must not be disabled if a load is present on  $+V_{PRI}$  while in reverse operation.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
Start Up	Start Up	EN to Powertrain active time	t <sub>EN_START</sub>	$V_{PRI\_DC} > V_{PRI\_UVLO+}$ , EN held low both conditions satisfied for T > $t_{PRI\_UVLO+\_DELAY}$		10		ms
		EN Voltage Threshold	$V_{EN\_TH}$		2.3			V
INPUT	Regular Operation	EN Resistance (Internal)	R <sub>EN_INT</sub>	Internal pull up resistor		1.5		kΩ
	-	EN Disable Threshold	V <sub>EN_DISABLE_TH</sub>				1	V



# **Signal Characteristics (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

## **Auxiliary Voltage Source**

- The VAUX pin is a standard analog I/O configured as an output from an internal µC.
- VAUX is internally connected to μC output and internally pulled high to a 3.3V regulator with 2% tolerance, a 1% resistor of 1.5kΩ.
- VAUX can be used as a "Ready to process full power" flag. This pin transitions VAUX voltage after a 2ms delay from the start of powertrain activating, signaling the end of softstart.
- VAUX can be used as "Fault flag". This pin is pulled low internally when a fault protection is detected.


SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
	Start Up	Powertrain active to VAUX time	$t_{VAUX}$	Powertrain active to VAUX High		2		ms
		VAUX Voltage	$V_{VAUX}$		2.8		3.3	V
		VAUX Available Current	$I_{VAUX}$				4	mA
ANALOG	Regular Operation	VAUX Voltage Ripple	$V_{VAUX\_PP}$			50		mV
OUTPUT		VAOA Voltage Ripple		T <sub>INTERNAL</sub> ≤ 100°C			100	IIIV
		VAUX Capacitance (External)	$C_{VAUX\_EXT}$				0.01	μF
		VAUX Resistance (External)	R <sub>VAUX_EXT</sub>	$V_{PRI\_DC} < V_{\mu C\_ACTIVE}$	1.5			kΩ
	Fault	VAUX Fault Response Time	$t_{VAUX\_FR}$	From fault to $V_{VAUX} = 2.8V$ , $C_{VAUX} = 0pF$		10		μs

#### Signal Ground


- Signal ground is internally connect to PGND through a zero ohm resistor.
- Internal SGND traces are not designed to support high current.



# **NBM Forward Direction Timing Diagram**




# **NBM Reverse Direction Timing Diagram**



# **High Level Functional State Diagram**

Conditions that cause state transitions are shown along arrows. Sub-sequence activities listed inside the state bubbles.





## **Application Characteristics**

Temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected from primary sourced units processing power in forward direction. See associated figures for general trend data.







Figure 4 — No load power dissipation vs. V<sub>PRI DC</sub>




**Figure 6** — Efficiency at  $T_{CASE} = -40$ °C



**Figure 8** — Efficiency at  $T_{CASE} = 25$ °C




**Figure 5** — Full load efficiency vs. temperature;  $V_{PRI\_DC}$ 



**Figure 7** — Power dissipation at  $T_{CASE} = -40$ °C



**Figure 9** — Power dissipation at  $T_{CASE} = 25^{\circ}C$ 



**Figure 10** — Efficiency at  $T_{CASE} = 90$ °C







Figure 12 —  $R_{SEC}$  vs. temperature; Nominal  $V_{PRI\_DC}$  $I_{SEC\_DC} = 100A$  at  $T_{CASE} = 90^{\circ}C$ 




**Figure 11** — Power dissipation at  $T_{CASE} = 90$ °C




**Figure 13** —  $V_{SEC\_OUT\_PP}$  vs.  $I_{SEC\_DC}$ ; No external  $C_{SEC\_OUT\_EXT.}$  Board mounted module, scope setting: 20MHz analog BW




**Figure 14** — Full load secondary voltage ripple,  $270\mu F C_{PRI\_IN\_EXT}$ , No external  $C_{SEC\_IN\_EXT}$ . Board mounted module, scope setting: 20MHz analog BW




**Figure 16** — 170 – 0A transient response:  $C_{PRI\_IN\_EXT} = 270\mu F$ , no external  $C_{SEC\_OUT\_EXT}$ 



**Figure 18** — Start up from application of EN with pre-applied  $V_{PRI\_DC} = 54V$ , 20%  $I_{SEC\_OUT\_DC}$ , 100%  $C_{SEC\_OUT\_EXT}$ 



**Figure 15** — 0 – 170A transient response:  $C_{PRI\ IN\ EXT} = 270\mu F$ , no external  $C_{SEC\ OUT\ EXT}$ 



**Figure 17** — Start up from application of  $V_{PRI\_DC} = 54V$ , 20%  $I_{SEC\ OUT\ DC}$ , 100%  $C_{SEC\ OUT\ EXT}$ 

# **General Characteristics**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit			
Mechanical									
Length	L		60.87 [2.396]	61.00 [2.402]	61.13 [2.407]	mm [in]			
Width	W		24.76 [0.975]	25.14 [0.990]	25.52 [1.005]	mm [in]			
Height	Н		7.11 [0.280]	7.21 [0.284]	7.31 [0.288]	mm [in]			
Volume	Vol	Without heatsink		11.06 [0.675]		cm³ [in³]			
Weight	W			41 [1.45]		g [oz]			
		Nickel	0.51		2.03	μm			
Lead Finish		Palladium	0.02		0.15				
		Gold	0.003		0.051				
		Thermal							
Operating Temperature	T <sub>INTERNAL</sub>	NBM6123T60E12A7T0R (T-Grade)	-40		125	°C			
Thermal Resistance Top Side	$\theta_{INT-TOP}$	Estimated thermal resistance to maximum temperature internal component from isothermal top		1.28		°C/W			
Thermal Resistance Leads	$\theta_{INT\text{-LEADS}}$	Estimated thermal resistance to maximum temperature internal component from isothermal leads		1.24		°C/W			
Thermal Resistance Bottom Side	$\theta_{INT-BOTTOM}$	Estimated thermal resistance to maximum temperature internal component from isothermal bottom		1.18		°C/W			
Thermal Capacity				34		Ws/°C			
		Assembly							
Storage Temperature		NBM6123T60E12A7T0R (T-Grade)	-40		125	°C			
ESD Withstand	ESD <sub>HBM</sub>	Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2kV)							
	ESD <sub>CDM</sub>	Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V)							



# **General Characteristics (Cont.)**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit			
Soldering <sup>[b]</sup>									
Peak Temperature Top Case					135	°C			
		Safety							
Isolation voltage / Dielectric Test	V <sub>HIPOT</sub>	PRIMARY to SECONDARY	N/A			V			
		PRIMARY to CASE	2250						
		SECONDARY to CASE	2250						
Isolation Capacitance	C <sub>PRI_SEC</sub>	Unpowered Unit	N/A	N/A	N/A	pF			
Insulation Resistance	R <sub>PRI_SEC</sub>	At 500V <sub>DC</sub>	0			ΜΩ			
МТВГ		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		3.34		MHrs			
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		5.26		MHrs			
		cTÜVus EN 60950-1							
Agency Approvals / Standards		cURus UL 60950-1							
		CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable							

<sup>[</sup>b] Product is not intended for reflow solder attach.



#### **NBM** in a ChiP




Figure 19 — NBM AC model

The NBM uses a high frequency resonant tank to move energy from primary to secondary and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the primary voltage and the secondary current. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving high power density.

The NBM6123x60E12A7yzz can be simplified into the model shown in Figure 19.

At no load:

$$V_{SEC} = V_{PRI} \bullet K \tag{1}$$

K represents the "turns ratio" of the NBM. Rearranging Eq (1):

$$K = \frac{V_{SEC}}{V_{PRI}} \tag{2}$$

In the presence of a load, V<sub>SEC</sub> is represented by:

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R_{SEC}$$
 (3)

and I<sub>SEC</sub> is represented by:

$$I_{SEC} = \frac{I_{PRI} - I_{PRI\_Q}}{K} \tag{4}$$

 $R_{SEC}$  represents the impedance of the NBM, and is a function of the  $R_{DS\_ON}$  of the primary and secondary MOSFETs and the winding resistance of the power transformer.  $I_{PRI\_Q}$  represents the quiescent current of the NBM controller, gate drive circuitry and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that  $R_{SEC}=0\Omega$  and  $I_{PRI\_Q}=0A,$  Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with  $V_{PRI}.$ 




Figure 20 — K = 1/5 NBM with series primary resistor

The relationship between  $V_{\text{PRI}}$  and  $V_{\text{SEC}}$  becomes:

$$V_{SEC} = \left(V_{PRI} - I_{PRI} \bullet R\right) \bullet K \tag{5}$$

Substituting the simplified version of Eq. (4)  $(I_{PRI\_Q} \text{ is assumed} = 0A)$  into Eq. (5) yields:

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R \bullet K^2 \tag{6}$$

This is similar in form to Eq. (3), where  $R_{SEC}$  is used to represent the characteristic impedance of the NBM. However, in this case a real resistor, R, on the primary side of the NBM is effectively scaled by  $K^2$  with respect to the secondary.

Assuming that R =  $1\Omega$ , the effective R as seen from the secondary side is  $40 \text{m}\Omega$ , with K = 1/5.



A similar exercise can be performed with the addition of a capacitor or shunt impedance at the primary of the NBM. A switch in series with  $V_{PRI}$  is added to the circuit. This is depicted in Figure 21.




Figure 21 — NBM with primary capacitor

A change in  $V_{PRI}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{PRI}}{dt} \tag{7}$$

Assume that with the capacitor charged to  $V_{PRI}$ , the switch is opened and the capacitor is discharged through the idealized NBM. In this case,

$$I_C = I_{SEC} \bullet K \tag{8}$$

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{SEC}(t) = \frac{C}{K^2} \bullet \frac{dV_{SEC}}{dt}$$
 (9)

The equation in terms of the secondary has yielded a  $K^2$  scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the secondary when expressed in terms of the primary. With K = 1/5 as shown in Figure 21, C = 1 $\mu$ F would appear as C = 25 $\mu$ F when viewed from the secondary.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a NBM between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the NBM is too high. The impedance of the NBM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the NBM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the NBM are:

- No load power dissipation (P<sub>PRLNL</sub>): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P<sub>RSEC</sub>): refers to the power loss across the NBM modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{PRI\_NL} + P_{RSEC} \tag{10}$$

Therefore,

$$P_{SEC\_OUT} = P_{PRI\_IN} - P_{DISSIPATED} = P_{PRI\_IN} - P_{PRI\_NL} - P_{RSEC}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{SEC\_OUT}}{P_{PRI\_IN}} = \frac{P_{PRI\_IN} - P_{PRI\_IN} - P_{RSEC}}{P_{PRI\_IN}}$$
(12)

$$= \frac{V_{PRI} \bullet I_{PRI} - P_{PRI\_NL} - (I_{SEC})^2 \bullet R_{SEC}}{V_{PRI} \bullet I_{PRI}}$$

$$= 1 - \left(\frac{P_{PRI\_NL} + (I_{SEC})^2 \cdot R_{SEC}}{V_{PRI} \cdot I_{PRI}}\right)$$

## **Input and Output Filter Design**

A major advantage of NBM systems versus conventional PWM converters is that the auto-transformer based NBM does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of primary voltage and secondary current and efficiently transfers charge through the auto-transformer. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

#### ■ Guarantee low source impedance:

To take full advantage of the NBM's dynamic response, the impedance presented to its primary terminals must be low from DC to approximately 5MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100nH, the primary should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200nH, the RC damper may be as high as  $1\mu F$  in series with  $0.3\Omega.$  A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

Further reduce primary and/or secondary voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the primary source will appear at the secondary of the module multiplied by its K factor.

Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:

The module primary/secondary voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating primary range. Even when disabled, the powertrain is exposed to the applied voltage and the power MOSFETs must withstand it.

Total load capacitance of the NBM module shall not exceed the specified maximum. Owing to the wide bandwidth and low secondary impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the primary of the module. At frequencies <500kHz the module appears as an impedance of R<sub>SEC</sub> between the source and load.

Within this frequency range, capacitance at the primary appears as effective capacitance on the secondary per the relationship defined in Eq. (13).

$$C_{SEC\_EXT} = \frac{C_{PRI\_EXT}}{K^2} \tag{13}$$

This enables a reduction in the size and number of capacitors used in a typical system.

## **Thermal Considerations**

The ChiP module provides a high degree of flexibility in that it presents three pathways to remove heat from the internal power dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component in determining the maximum curent that is available from a ChiP, as can be seen from Figure 1.

Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for a 6123 ChiP NBM in an application where the top, bottom, and leads are cooled. In this case, the NBM power dissipation is  $\mathrm{PD}_{\mathrm{TOTAL}}$  and the three surface temperatures are represented as  $\mathrm{T}_{\mathrm{CASE\_BOTTOM}}$ , and  $\mathrm{T}_{\mathrm{LEADS}}$ . This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation provide an estimate of heat flow through the various dissipation pathways as well as internal temperature.




Figure 22 — Top case, Bottom case and leads thermal model

Alternatively, equations can be written around this circuit and analyzed algebraically:

$$\begin{split} T_{INT} - PD_{I} \bullet \theta_{INT\text{-}TOP} &= T_{CASE\_TOP} \\ T_{INT} - PD_{2} \bullet \theta_{INT\text{-}BOTTOM} &= T_{CASE\_BOTTOM} \\ T_{INT} - PD_{3} \bullet \theta_{INT\text{-}LEADS} &= T_{LEADS} \\ PD_{TOTAL} &= PD_{I} + PD_{2} + PD_{3} \end{split}$$

Where  $T_{\rm INT}$  represents the internal temperature and PD<sub>1</sub>, PD<sub>2</sub>, and PD<sub>3</sub> represent the heat flow through the top side, bottom side, and leads, respectively.




Figure 23 — Top case and leads thermal model

Figure 23 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$\begin{split} T_{\mathit{INT}} - PD_{\mathit{I}} \bullet \ \theta_{\mathit{INT-TOP}} &= T_{\mathit{CASE\_TOP}} \\ T_{\mathit{INT}} - PD_{\mathit{3}} \bullet \ \theta_{\mathit{INT-LEADS}} &= T_{\mathit{LEADS}} \\ PD_{\mathit{TOTAL}} &= PD_{\mathit{I}} + PD_{\mathit{3}} \end{split}$$




Figure 24 — Top case thermal model

Figure 24 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow paths to the bottom and leads are left open and the equations now simplify to:

$$\begin{split} T_{_{INT}} - PD_{_{I}} \bullet \ \theta_{_{INT\text{-}TOP}} &= T_{_{CASE\_TOP}} \\ PD_{_{TOTAL}} &= PD_{_{I}} \end{split}$$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator that greatly simplify the task of determining whether or not a NBM thermal configuration is valid for a given condition. These tools can be found at: <a href="http://www.vicorpower.com/powerbench">http://www.vicorpower.com/powerbench</a>.

## **Current Sharing**

The performance of the NBM topology is based on efficient transfer of energy through a auto-transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal auto-transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple NBMs of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load. Ensuring equal current sharing among modules requires that NBM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- A dedicated input filter for each NBM in an array is required to prevent circulating currents.

For further details see:

AN:016 Using BCM Bus Converters in High Power Arrays




Figure 25 — NBM parallel array

## **Fuse Selection**

In order to provide flexibility in configuring power systems, ChiP modules are not internally fused. Input line fusing of ChiP products is recommended at the system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of NBM)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I<sup>2</sup>t
- Recommend fuse: ≤ 60A Littelfuse TLS Series or Littelfuse 456 Series rated 40A (primary side)

## **Start Up and Reverse Operation**


The NBM6123T60E12A7T0R is capable of start up in forward and reverse direction once the applied voltage is greater than the undervoltage lockout threshold.

The non-isolated bus converter modules are capable of reverse power operation. Once the unit is enabled, energy can be transferred from secondary back to the primary whenever the secondary voltage exceeds  $V_{PRI} \bullet K$ . The module will continue operation in this fashion for as long as no faults occur.

Start up loading must be set to no greater than 20% of rated max current respectively in the forward or reverse direction. A load must not be present on the  $+V_{PRI}$  pin if the powertrain is not actively switching. Primary side MOSFET body diode conduction will occur if the unit stops switching while a load is present on the  $+V_{PRI}$  and  $+V_{SEC}$  voltage is two diodes drop higher than  $+V_{PRI}$ . Remove the  $+V_{PRI}$  load prior to disabling the module using EN pin, +SEC power or prior to faults.



# **NBM Through Hole Package Mechanical Drawing and Recommended Land Pattern**



# **Revision History**

Revision	Date	Description	Page Number(s)	
1.0	09/08/15	Initial Release	n/a	
1.1	09/28/15	Changed PRI to SEC Input Quiescent Current Added certifications	5 1 & 15	
1.2	07/26/16	Removed redundant information Updated information	new 19 All	
1.3	08/29/16	Corrected the Secondary Output Overcurrent Response Time Constant Specification	6	
1.4	09/12/2016	Corrected the enable to powertrain active time	10	
1.5	05/26/17	Efficiency and bidirectional start up and steady state summary points added Content improvements	1 All	
1.6	07/28/17	Updated height specifications	1, 10, 24	
1.7	09/21/17	Updated overcurrent protection specifications	6, 8	
1.8	11/22/17	Updated TM voltage reference note	10	

# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit http://www.vicorpower.com/NBM-Non-isolated-Bus-Converter-Module for the latest product information.

## **Vicor's Standard Terms and Conditions and Product Warranty**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

## **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 6,911,848; 6,930,893; 6,934,166; 7,145,786; 7,782,639; 8,427,269; 9,166,481; 9,516,761; 10,199,950; 10,205,381; 10,454,361; 10,658,923; 10,951,113; and for use under 6,975,098 and 6,984,965.

Contact Us: http://www.vicorpower.com/contact-us

#### **Vicor Corporation**

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

#### email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2017 – 2021 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation. All other trademarks, product names, logos and brands are property of their respective owners.

