



#### 1. Application

1)This document is applicable to the real time clock module RX-8025T that are delivered

- to from Seiko Epson Corp.
- 2)RoHS compliant

RX-8025T contains lead in high melting type solder which is exempted in RoHS directive.

- 3)This Product supplied (and any technical information furnished, if any) by Seiko Epson Corporation shall not be used for the development and manufacture of weapon of mass destruction or for other military purposes. Making available such products and technology to any third party who may use such products or technologies for the said purposes are also prohibited.
- 4) This product listed here is designed as components or parts for electronics equipment in general consumer use. We do not expect that any of these products would be incorporated or otherwise used as a component or part for the equipment, which requires an systems, and medical equipment, the functional purpose of which is to keep extra high reliability, such as satellite, rocket and other space life.

#### 2. Product No. / Model

The product No. of this Real Time Clock Module is X1B0002810005. The model is RX - 8025T VerD

#### 3. Packing

It is subject to the packing standard of Seiko Epson Corp.

#### 4. Warranty


Defective parts which are originated by us are replaced free of charge in case defects are found within 12 months after delivery.

#### 5. Amendment and abolishment


Amendment and/or abolishment of this specification are subject to the agreement of both parties.


#### 6. Contents

Item No.	Item	Page
1	Block diagram	2
2	Terminal description	3
3	Absolute maximum ratings	4
4	Recommend operating conditions	4
5	Frequency characteristics	4
6	Electrical characteristics	5 to 6
7	Register table	7 to 10
8	External Dimensions / Marking Layout	11
9	Environmental and mechanical characteristics	12
10	Application note	13




#### 1. Block Diagram








#### 2.1. Terminal connections



#### 2.2. Pin Functions

Signal name	I/O	Function
T1	Input	* Use by the manufacture for testing. ( Do not connect externally.)
SCL	Input	This is the serial clock input pin for I <sup>2</sup> C Bus communications.
FOUT	Output	This is the C-MOS output pin with output control provided via the FOE pin. When FOE = "H" (high level), this pin outputs a 32.768 kHz signal. When output is stopped, the FOUT pin = "Hi-Z"( high impedance ).
TEST	Input	* Use by the manufacture for testing. ( Do not connect externally.)
Vdd	_	This pin is connected to a positive power supply.
FOE	Input	This is an input pin used to control the output mode of the FOUT pin. When this pin's level is high, the FOUT pin is in output mode. When it is low, output via the FOUT pin is stopped.
/ INT	Output	This pins is used to output alarm signals, timer signals, time update signals, and other signals. This pin is an open drain pin.
GND	-	This pin is connected to a ground.
T2	-	* Use by the manufacture for testing. ( Do not connect externally.)
SDA	I/O	This pin's signal is used for input and output of address, data, and ACK bits, synchronized with the serial clock used for I <sup>2</sup> C communications. Since the SDA pin is an N-ch open drain pin during output, be sure to connect a suitable pull-up resistance relative to the signal line capacity.
N.C.	_	This pin is not connected to the internal IC. Leave N.C. pins open or connect them to GND or VDD.

Note: Be sure to connect a bypass capacitor rated at least 0.1  $\mu F$  between VDD and GND.



### 3 Absolute Maximum Ratings

			GND = 0 V	
Item	Symbol	Condition	Rating	Unit
Supply voltage	Vdd	Between VDD and GND	–0.3 to +6.5	V
Input voltage (1)	VIN1	FOE pin	GND-0.3 to VDD+0.3	V
Input voltage (2)	Vin2	SCL and SDA pins	GND-0.3 to +6.5	V
Output voltage (1)	Vout1	FOUT pin	GND-0.3 to VDD+0.3	V
Output voltage (2)	Vout2	SDA and /INT pins	GND-0.3 to +6.5	V
Storage temperature	Tstg	When stored separately, without packaging	-55 to +125	°C

## 4. Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit				
Operating supply voltage	Vdd	Interface voltage	1.6	3.0	5.5	V				
Temp. compensation voltage	Vtem	Temperature compensation voltage	2.2	3.0	5.5	V				
Clock supply voltage	Vclk	_	1.6	3.0	5.5	V				
Operating temperature	TOPR	No condensation	-40	+25	+85	О°				

## 5. Frequency Characteristics

5. Frequency Characteristics									
ltem	Symbol		Condition	Rating	Unit				
Frequency tolerance	∆f /f	UC	Ta = 0 to +50 °C, VDD = 3.0 V Ta = -30 to +70 °C, VDD = 3.0 V	± 3.8 <sup>(*1)</sup> ± 5.0 <sup>(*2)</sup>	× 10 <sup>-6</sup>				
Frequency/voltage characteristics	f /V	Ta = +2	$^{\circ}$ C, VDD = 2.2 V to 5.5 V	± 1.0 Max.	imes 10 <sup>-6</sup> /V				
Oscillation start time	<b>t</b> STA		25 °C, VDD = 1.6 V 40 to +85 °C, VDD = 1.6 V to 5.5 V	1.0 Max. 3.0 Max.	S				
Aging	fa	Ta = +2	$^{\circ}$ C, VDD = 3.0 V, first year	± 3 Max.	imes 10 <sup>-6</sup> / year				

\*<sup>1)</sup> Equivalent to 10 seconds of month deviation. \*<sup>2)</sup> Equivalent to 13 seconds of month deviation.

GND = 0 V

GND = 0.V



# 6. Electrical Characteristics

6.1. DC Characte	eristics	*Unless otherwise specified, GND = 0 V, VDD = 1.6 V to					, Ta = −40 °C	to +85 °C	
Item	Symbol	(	Condition		Min.	Тур.	Max.	Unit	
Current consumption (1)	IDD1	fscL = 0 Hz, / INT FOE = GND		Vdd = 5 V		1.2	3.4	μA	
Current consumption (2)	IDD2	FOUT : output OF Compensation int		VDD = 3 V		0.8	2.1	μ	
Current consumption (3)	Idd3	fscL = 0 Hz, / INT FOE = GND	= Vdd	Vdd = 5 V		3.0	7.5	μA	
Current consumption (4)	IDD4	FOUT :32.768 kH Compensation int		VDD = 3 V		2.0	5.0	μΑ	
Current consumption (5)	IDD5	fscL = 0 Hz, / INT FOE = GND		Vdd = 5 V		8.0	20.0		
Current consumption (6)	IDD6	FOUT :32.768 kH Compensation int		VDD = 3 V		5.0	12.0	μA	
Current consumption (7)	Idd7	fsc∟ = 0 Hz, / INT FOE = GND		Vdd = 5 V		1.15	2.95		
Current consumption (8)	IDD8	FOUT : output OF Compensation OF		VDD = 3 V		0.72	1.85	μA	
Current consumption (9)	IDD9	fsc∟ = 0 Hz, / INT FOE = GND		Vdd = 5 V		430	900		
Current consumption (10)	IDD10	FOUT : output OF Compensation ON		VDD = 3 V		180	350	μA	
High-level input voltage	Viн	FOE pin SCL and SDA pin	s		$\begin{array}{c} 0.8 \times \text{VDD} \\ 0.7 \times \text{VDD} \end{array}$		VDD + 0.3 5.5	V	
Low-level input voltage	VIL	FOE pin SCL and SDA pin	s		GND - 0.3 GND - 0.3		$\begin{array}{c} 0.2 \times \text{VDD} \\ 0.3 \times \text{VDD} \end{array}$	V	
High-level output voltage	VOH1 VOH2 VOH3	FOUT pin	VDD=5 V, IOH= VDD=3 V, IOH= VDD=3 V, IOH=	≔1 mA	4.5 2.2 2.9		5.0 3.0 3.0	V	
Low-level output	VOL1 VOL2 VOL3	FOUT pin	VDD=5 V, IOL=		GND GND GND		GND+0.5 GND+0.8 GND+0.1	V	
voltage	Vol4 Vol5	/ INT pin VDD=5 V, IOL=1 r VDD=3 V, IOL=1 r		1 mÁ 1 mA	GND GND		GND+0.25 GND+0.4	V	
	Vol6	SDA pin	Vdd ≥2 V, Iol=	=3 mA	GND		GND+0.4	V	
Input leakage current	Ilk	FOE, SCL, SDA p	FOE, SCL, SDA pins , $VIN = VDD$ or GND				0.5	μΑ	
Output leakage current	loz	/ INT, SDA, FOUT	¯ pins, Vo∪⊤ = V	DD or GND	-0.5		0.5	μΑ	



SCL clock frequency     fscl.     400     kH       Start condition setup time     tsU;STA     0.6     µµ       Start condition hold time     thD;STA     0.6     µµ       Data setup time     tsU;STA     0.6     µµ       Data setup time     tsU;DAT     100     mn       Data setup time     tsU;DAT     0     900     mn       Data setup time     tsU;STO     0.6     µµ       Bus idle time between start condition and stop condition     tsU;STO     0.6     µµ       Time when SCL = "L"     tLow     1.3     µµ       Time when SCL = "L"     tLow     1.3     µµ       Rise time for SCL and SDA     tr     0.3     µµ       Allowable spike time on bus     tSP     0.3     µµ       Allowable spike time on bus     tSP     50     nn       FOUT duty     tw /t     50% of Vbb level     40     50     60       SDA     tr     1/fscL     (A)     (A)     (B)     START       SDA     tr     1/fscL     (A)     (A)     (B)     (B)     (B)       SDA     tr     (A)     (A)     (C)     (C)     (B)     (B)     (B)       SDA     tr     1/fscL     (A)			7674		* 1 1-1		
Item         Symbol         Condition         Min.         Typ.         Max.         Ur           SCL clock frequency         fscL         0.6         400         kr           Start condition setup time         tsu;srA         0.6         µµ           Data setup time         tsu;srA         0.6         µµ           Data setup time         tsu;srA         0.6         µµ           Data setup time         tsu;srD         0.6         µµ           Bus idle time between         tsu;srD         0.6         µµ           Bus idle time between         tsu;srD         0.6         µµ           Time when SCL = "L"         tLOW         1.3         µµ           Rise time for SCL and SDA         tr         0.3         µµ           Allowable spike time on bus         tsp         0.3         µµ           FoUT duty         tw /t         50% of Vop level         40         50         0.7           SDA         Min.         tr         1/50         nu         1/50         nu         0.3         µµ           Allowable spike time on bus         tsp         50         nr         0.3         nu         1/50         nu         1/50         0.00         9<	6.2. AC Characteristics		GN				
SCL clock frequency     fscL     400     kH       Start condition setup time     tsU;STA     0.6     µµ       Start condition hold time     tHD;STA     0.6     µµ       Data setup time     tsU;STA     0.6     µµ       Data setup time     tsU;STA     0.6     µµ       Data setup time     tsU;STA     0.6     µµ       Data setup time     tsU;STO     0.6     µµ       Bus idle time between     tsU;STO     0.6     µµ       start condition and stop condition     tBUF     1.3     µµ       Time when SCL = "L"     tLOW     1.3     µµ       Time when SCL = "H"     tHICH     0.6     µµ       Rise time for SCL and SDA     tr     0.3     µµ       Allowable spike time on bus     tSP     50     nn       FOUT duty     tw /t     50% of Vbb level     40     50     60       SCL     SDA     tr     HIGH     1/5CL     (A)     (B)     START       SDA     tw /t     50% of Vbb level     40     50     60     9	Item	Symbol					Unit
Start condition setup time ISU:STA 0.6 µµ Start condition hold time IHD:STA 0.6 µµ Data setup time ISU:DAT 0.6 µµ Data hold time IHD:STA 0.6 µµ Data hold time ISU:DAT 0.900 nn Stop condition setup time ISU:STO 0.6 µµ Bus idle time between start condition and stop condition ItBUF 1.3 µµ Time when SCL = "L" It.0W 1.3 µµ Time when SCL = "H" It.1GH 0.6 µµ Rise time for SCL and SDA It 0.3 µµ Fall time for SCL and SDA It 0.3 µµ Fall time for SCL and SDA It 0.3 µµ Fall time for SCL and SDA It 0.3 µµ FoUT duty IW /t 50% of VDD level 40 50 60 % FOUT duty IW /t 50% of VDD level 40 50 60 %							kHz
Start condition hold time tHD;STA 0.6 µµ Data setup time tSU;DAT 100 nm Data hold time tHD;DAT 0 900 nm Stop condition setup time tSU;STO 0.6 µµ Bus idle time between start condition and stop condition tBUF 1.3 µµ Time when SCL = "L" tLOW 1.3 µµ Rise time for SCL and SDA tr 0.6 µµ Rise time for SCL and SDA tr 0.3 µµ Allowable spike time on bus tSP 50 nm FOUT duty tw /t 50% of VDD level 40 50 60 9/ Timing chart				0.6		100	μs
Data setup time tsu;DAT 100 nn Data hold time thoDAT 0 900 nn Stop condition setup time tsu;STO 0.6 4 4 Usu;STO 0.6 4 4 Usu;STO 1.3 4 4 Time between start condition and stop condition tsUF 1.3 4 4 Time when SCL = "L" tLOW 1.3 4 4 Time when SCL = "H" tHIGH 0.6 4 4 Rise time for SCL and SDA tr 0.3 44 Allowable spike time on bus tSP 50 nn FOUT duty 1 tw /t 50% of VDD level 40 50 60 9/ Timing chart	8	,					μs
Data hold time     tHD;DAT     0     900     nr.       Stop condition setup time     tsu;STO     0.6     µµ       Bus idle time between start condition and stop condition     tBUF     1.3     µµ       Time when SCL = "L"     tLOW     1.3     µµ       Time when SCL = "H"     tHIGH     0.6     µµ       Rise time for SCL and SDA     tr     0.3     µµ       Fall time for SCL and SDA     tf     0.3     µµ       Allowable spike time on bus     tSP     50     nr.       FOUT duty     tw /t     50% of VDD level     40     50     60       Front on the start condition     MSB     BIT 6     BIT 0     ACK     STOP (N)     START CONDITION (S)							ns
Stop condition setup time     tsu;sTO     0.6     µµ       Bus idle time between start condition and stop condition     tBUF     1.3     µµ       Time when SCL = "L"     tLOW     1.3     µµ       Time when SCL = "H"     tHIGH     0.6     µµ       Rise time for SCL and SDA     tr     0.3     µµ       Fall time for SCL and SDA     tr     0.3     µµ       Allowable spike time on bus     tSP     0.3     0.3       FOUT duty     tw /t     50% of Vbb level     40     50     60       Frining chart     START (S)     BIT 7 (KA)     BIT 6 (AS)     BIT 0 (AS)     ACK (AS)     STOP (CONDITION (S)     START (CONDITION (S)     START (S)     START (S)     Condition (S)						900	ns
Bus idle time between start condition and stop condition Time when SCL = "L" tLOW 1.3 Time when SCL = "L" tLOW 1.3 Time when SCL = "L" tHIGH 0.6 40 CONSTRAT CONSTR				0.6			μs
Time when SCL = "H"     tHIGH     0.6     µµ       Rise time for SCL and SDA     tr     0.3     µµ       Fall time for SCL and SDA     tr     0.3     µµ       Allowable spike time on bus     tSP     50     nr       FOUT duty     tw /t     50% of Vbb level     40     50     60     9/       Four duty     tw /t     50% of Vbb level     40     50     60     9/       Fining chart     Start     Start     Start     Start     Condition     (a)     (b)     (c)       Scl     (S)     BT 7     BT 6     BT 7     BT 6     LSB     ACK     Start     Condition       Scl     (S)     BT 7     MSB     BT 6     LSB     ACK     Start     Condition       Scl     (S)     BT 7     MSB     BT 6     LSB     ACK     Start     Condition       (S)     (A)     (A)     (A)     (A)     (C)     (b)     (c)     (c)       Scl     (S)     (A)     (A)     (A)     (C)     (C)     (c)       Scl     (S)     (A)     (A)     (A)     (C)     (C)     (C)       Scl     (S)     (A)     (A)     (A)     (A) <td< td=""><td>Bus idle time between</td><td>tBUF</td><td></td><td>1.3</td><td></td><td></td><td>μs</td></td<>	Bus idle time between	tBUF		1.3			μs
Rise time for SCL and SDA tr Fall time for SCL and SDA tr Allowable spike time on bus tsp FOUT duty tw /t 50% of VDD level 40 50 60 9/ FOUT duty tw /t 50% of VDD level 40 50 60 9/ Front condition (S) BIT 7 (AB) BIT 6 BIT 0 ACK STOP (AB) CONDITION (S) START (AB) CONDITION (S) CONDITION (S) SCL (S)	Time when SCL = "L"	tLOW		1.3			μs
Fall time for SCL and SDA     tr     0.3     µµ       Allowable spike time on bus     tsp     50     nn       FOUT duty     tw /t     50% of VDD level     40     50     60     %       FOUT duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     60     %       Four duty     tw /t     50% of VDD level     40     50     50     50       State     tw /t     50% of VDD level     40     50     50     50       SDA     tw /t<	Time when SCL = "H"	thigh		0.6			μs
Allowable spike time on bus tsp FOUT duty tw /t 50% of VDD level 40 50 60 % FOUT duty tw /t 50% of VDD level 40 50 60 % Four on the spike time on bus tsp FOUT duty tw /t 50% of VDD level 40 50 60 % Four on the spike time on bus tsp Four on the spike tspike tspike tsp Four on the spike tsp Four on	Rise time for SCL and SDA	tr				0.3	μs
FOUT duty     tw /t     50% of VDD level     40     50     60     %       Timing chart       Protocol     START (S)     BIT 7 MSB (A7)     BIT 6 (A6)     BIT 0 LSB (RW)     ACK (A)     STOP CONDITION (A)     START CONDITION (S)       SCL     Image: Start condition of the start	Fall time for SCL and SDA	tr				0.3	μs
Timing chart Protocol START CONDITION BIT 7 BIT 6 BIT 0 ACK CONDITION CONDITION (S)	Allowable spike time on bus	tSP				50	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		tw /t	50% of VDD lev	el 40	50	60	%
SCL SCL SDA SDA SDA SDA SDA SDA SDA SDA	Protocol CONDITION MS	BB	L	SB	CONDITIC	N CONDIT	ΓION
thd; sta tsu; dat thd; dat tsp tsu; sto thd; sta							
	thD ; STA	tsu ; dat	thD; DAT tSP	t	tsu; sto	\ 	thd ; STA

Caution: When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access **should be completed within 0.95 seconds**. If such communication requires **0.95 seconds** or longer, the I<sup>2</sup>C bus interface is reset by the internal bus timeout function.



### 7. Register table

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Remark
0	SEC	0	40	20	10	8	4	2	1	*3
1	MIN	0	40	20	10	8	4	2	1	*3
2	HOUR	0	0	20	10	8	4	2	1	*3
3	WEEK	0	6	5	4	3	2	1	0	*3
4	DAY	0	0	20	10	8	4	2	1	*3
5	MONTH	0	0	0	10	8	4	2	1	*3
6	YEAR	80	40	20	10	8	4	2	1	_
7	RAM	٠	•	•	•	•	•	•	•	*4
8	MIN Alarm	AE	40	20	10	8	4	2	1	-
9	HOUR Alarm	AE	•	20	10	8	4	2	1	*4
А	WEEK Alarm	AE	6	5	4	3	2	1	0	*4
A	DAY Alarm	AL	•	20	10	8	4	2	1	*+
В	Timer Counter 0	128	64	32	16	8	4	2	1	-
С	Timer Counter 1	٠	•	•	•	2048	1024	512	256	*4
D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0	*1, *3, *5
E	Flag Register	0	0	UF	TF	AF	0	VLF	VDET	*1, *2, *3
F	Control Register	CSEL1	CSEL0	UIE	TIE	AIE	0	0	RESET	*3

Note When after the initial power-up or when the result of read out the VLF bit is "1", initialize all registers, before using the module. Be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the data

Be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the data or time data is incorrect.

\*1) During the initial power-up, the TEST bit is reset to "0" and the VLF bit is set to "1".
 \* At this point, all other register values are undefined, so be sure to perform a reset before using the module.

\*2) Only a "0" can be written to the UF, TF, AF, VLF, or VDET bit.


\*3) Any bit marked with "o" should be used with a value of "0" after initialization.

\*4) Any bit marked with "•"( is a RAM bit that can be used to read or write any data.

\*5) The TEST bit is used by the manufacturer for testing. Be sure to set "0" for this bit when writing.



7.1. Starting and stopping I<sup>2</sup>C bus communications



- 1) START condition, repeated START condition, and STOP condition
  - (1) START condition

The SDA level changes from high to low while SCL is at high level.


- (2) STOP condition
  - This condition regulates how communications on the I<sup>2</sup>C-BUS are terminated.
  - The SDA level changes from low to high while SCL is at high level.
- (3) Repeated START condition (RESTART condition)

• In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

- 2) Caution points
  - \*1) The master device always controls the START, RESTART, and STOP conditions for communications.
  - \*2) The master device does not impose any restrictions on the timing by which STOP conditions affect transmissions, so communications can be forcibly stopped at any time while in progress. (However, this is only when this RTC module is in receiver mode (data reception mode = SDA released).
  - \*3) When communicating with this RTC module, the series of operations from transmitting the START condition to transmitting the STOP condition should occur **within 0.95 seconds**. (A RESTART condition may be sent between a START condition and STOP condition, but even in such cases the series of operations from transmitting the START condition to transmitting the STOP condition should still occur **within 0.95 seconds**.)

If this series of operations requires **0.95 seconds or longer**, the I<sup>2</sup>C bus interface will be automatically cleared and set to standby mode by this RTC module's bus timeout function. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation. (When the read operation is invalid, all data that is read has a value of "1"). Restarting of communications begins with transfer of the START condition again

\*4) When communicating with this RTC module, wait at least 1.3 μs (see the tBUF rule) between transferring a STOP condition (to stop communications) and transferring the next START condition (to start the next round of communications).






7.2. Data transfers and acknowledge responses during I<sup>2</sup>C-BUS communications

#### 1) Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 0.95 seconds.)

The address auto increment function operates during both write and read operations. After address Fh, incrementation goes to address 0h.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) receives data while the SCL line is at high level.




\* Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.

2) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

#### 7.3. Slave address

The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.


All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

AI										
		Transfer data		Slave address R/W bit						R/W bit
		Transier data	bit 7         bit 6         bit 5         bit 4         bit 3         bit 2         bit 1         bit 0							
ĺ	Read	65 h	<b>1 1 1 1 1 1 1 1 1 1</b>						1 (= Read)	
	Write	64 h	U	1	I	U	U	I	U	0 (= Write)

Slave addresses have a fixed length of 7 bits. This RTC's slave address is **[0110 010\*]**. An R/W bit ("\*" above) is added to each 7-bit slave address during 8-bit transfers.



### 7.4. Backup and Recovery




ltem	Symbol	Condition	Min.	Тур.	Max.	Unit.
Power supply detection voltage (1)	Vdet	_			2.2	V
Power supply detection voltage (2)	VLOW	-			1.6	V
Power supply drop time	t F	_	2			μs /V
Initial power-up time	t R1	-			10	ms /V
Clock maintenance		$1.6V \rightarrow VDD \leq 3.6V$	5			μs /V
power-up time	t R2	$1.6V \rightarrow VDD > 3.6V$	15			μs /V




## 8. External Dimensions / Marking Layout

#### 8.1. External dimensions



#### 8.2. Marking layout





## 9. Environmental and mechanical characteristics

(The company evaluation condition We evaluate it by the following examination item and examination condition.)

		Value *1		
No.	Item	$\Delta f / f$	Electrical	Test Conditions
		$[1 \times 10^{-6}]$ *2	characteristics	
1	High temperature storage	*3 ± 50		+125 °C × 1 000 h
2	Low temperature storage	*3 ±10		-55 °C × 1 000 h
3	High temperature bias	*3 ±20		+85 °C × 5.5 V × 1 000 h
4	Low temperature bias	*3 ±10		-40 °C × 5.5 V × 1 000 h
5	Temperature humidity bias	*3 ±20		+85 °C × 85 %RH × 5.5 V × 1 000 h
6	Temperature cycle	*3 ±10		-55 °C ⇔ +125 °C
0		$5 \pm 10$		30 min at each temp. 100 cycles
			*4	For convention reflow soldering furnace
7	Resistance to soldering heat	± 8	4	(3 times)
				Follow JEDEC J-STD-020C
				Free drop from 750 mm height on a hard
8	Drop	± 5		wooden board for 3 times
				(Board is thickness more than 30 mm)
				10 Hz to 55 Hz amplitude 0.75 mm
9	Vibration	± 5		55 Hz to 500 Hz acceleration 98 m/s <sup>2</sup>
Ŭ		± 0		10 Hz $\rightarrow$ 500 Hz $\rightarrow$ 10 Hz 15min./cycle
				6 h (2 hours , 3 directions)
10	Flexibility of termination	exibility of termination No defect for w		Put weight of 2.5 N on top of the termination
10				Bending following angle :+90 ° to -90 ° to 0
11	Solderability	Termination	must be 95 %	Dip termination into solder bath at
	Olderability	covered wit	n fresh solder	+235 $\ \mathfrak{C} \pm 5 \ \mathfrak{C}$ for 5 s (Using Rosin Flux)
12	Solvent resistance	The marking	shall be legible	Ref. JIS C 0052 or IEC 60068-2-45

< Notes >

1. \*1 Each test done independently.

2. \*2 Measuring 2 h to 24 h later leaving in room temperature after each test.

3. \*3 Pre conditionings

1. +125 °C  $\times$  24 h to +85 °C  $\times$  85 %  $\times$  168 h  $\rightarrow$  reflow 3 times

2. Initial value shall be after 24 h at room temperature.

4. \*4 Satisfy item [5] Frequency characteristics (exclude Frequency stability and Aging) and item
[6] Electrical characteristics after test

• Air-reflow condition (Follow JEDEC J-STD-020C)

