

## bq2920x 用于 2 节串联锂离子电池且具有自动电量平衡功能的电压保护

### 1 特性

- 2 节串联电池二级保护
- 带外部使能控制的自动电量失衡校正
  - $\pm 30\text{mV}$  使能阈值,  $0\text{mV}$  禁用阈值 (典型值)
- 外部电容控制的延迟定时器
- 外部电阻控制的电量平衡电流
- 低功耗  $I_{CC} < 3\mu\text{A}$  (典型值) ( $V_{\text{CELL}}$  (总电压)  $< V_{\text{PROTECT}}$ )
- 内部电量平衡功能可处理高达  $15\text{mA}$  的电流
- 支持外部电量平衡模式
- 高精度过压保护:
  - $\pm 25\text{mV}$  ( $T_A = 0^\circ\text{C}$  至  $60^\circ\text{C}$ )
- 固定过压保护阈值:  
 $4.30\text{V}$ ,  $4.35\text{V}$
- 小型 8 引脚 DRB 封装

### 2 应用

- 锂离子电池组二级保护
  - 笔记本电脑
  - 电动工具
  - 便携式设备和仪器
  - 备用电池系统

### 3 说明

bq2920x 器件是一款用于 2 节串联锂离子电池组的二级过压保护集成电路 (IC), 集成有高精度精密过压检测电路和自动电量失衡校正功能。

该 IC 将 2 节串联电池组中每节电池的电压与出厂设定的内部参考电压进行比较。如果任一电池达到过压状态, OUT 引脚由低电平转换为高电平状态。


bq2920x 可执行基于电压的自动电量失衡校正。当电池电压与内部参考电压相差  $30\text{mV}$  (标称值) 或以上时, 启动电量平衡; 当电池电压与内部参考电压相差  $0\text{mV}$  (标称值) 时, 停止电量平衡。电量平衡功能由 CB\_EN 引脚使能和禁用。

器件信息(1)

| 器件型号    | 封装       | 封装尺寸 (标称值)      |
|---------|----------|-----------------|
| bq29200 | VSON (8) | 3.00mm × 3.00mm |
| bq29209 |          |                 |

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

简化电路原理图



## 目录

|          |   |          |           |   |           |
|----------|---|----------|-----------|---|-----------|
| 1        | 特性 .....  | 1        | 8.3       | Feature Description .....                   | 8         |
| 2        | 应用 .....  | 1        | 8.4       | Device Functional Modes .....               | 12        |
| 3        | 说明 .....  | 1        | <b>9</b>  | <b>Application and Implementation .....</b> | <b>13</b> |
| 4        | 修订历史记录 .....                                    | 2        | 9.1       | Application Information .....               | 13        |
| 5        | <b>Device Options</b> .....                     | 4        | 9.2       | Typical Applications .....                  | 13        |
| 6        | <b>Pin Configuration and Functions</b> .....    | 4        | 9.3       | System Example .....                        | 14        |
| 7        | <b>Specifications</b> .....                     | 4        | <b>10</b> | <b>Power Supply Recommendations .....</b>   | <b>14</b> |
| 7.1      | Absolute Maximum Ratings .....                  | 4        | <b>11</b> | <b>Layout</b> .....                         | <b>15</b> |
| 7.2      | ESD Ratings .....                               | 5        | 11.1      | Layout Guidelines .....                     | 15        |
| 7.3      | Recommended Operating Conditions .....          | 5        | 11.2      | Layout Example .....                        | 15        |
| 7.4      | Thermal Information .....                       | 5        | <b>12</b> | <b>器件和文档支持 .....</b>                        | <b>16</b> |
| 7.5      | Electrical Characteristics .....                | 5        | 12.1      | 相关链接 .....                                  | 16        |
| 7.6      | Recommended Cell Balancing Configurations ..... | 7        | 12.2      | 社区资源 .....                                  | 16        |
| 7.7      | Typical Characteristics .....                   | 7        | 12.3      | 商标 .....                                    | 16        |
| <b>8</b> | <b>Detailed Description</b> .....               | <b>8</b> | 12.4      | 静电放电警告 .....                                | 16        |
| 8.1      | Overview .....                                  | 8        | 12.5      | Glossary .....                              | 16        |
| 8.2      | Functional Block Diagram .....                  | 8        | <b>13</b> | <b>机械、封装和可订购信息 .....</b>                    | <b>17</b> |

## 4 修订历史记录

### Changes from Revision B (December 2014) to Revision C

Page

|   |   |    |
|---|---|----|
| • | 已更改 典型应用标题至简化原理图 .....  | 1  |
| • | 已更改 电阻器 R <sub>VD</sub> 的位置，在简化原理图图形中添加了 PACK+ 和 PACK- .....  | 1  |
| • | Deleted the Lead Temperature (soldering) from the <i>Absolute Maximum Ratings</i> table .....       | 4  |
| • | Deleted table notes 2 through 7 from the <i>Thermal Information</i> .....                           | 5  |
| • | Changed resistor R <sub>VD</sub> location in <a href="#">Figure 9</a> .....                         | 13 |
| • | Added title to <a href="#">Table 1</a> .....  | 13 |
| • | Changed resistor R <sub>VD</sub> location, added PACK+ and PACK- in <a href="#">Figure 11</a> ..... | 14 |

### Changes from Revision A (September 2010) to Revision B

Page

|   |  |   |
|---|--|---|
| • | 已添加 ESD 额定值表，特性 描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分 ..... | 1 |
|---|--|---|

### Changes from Original (June 2010) to Revision A

Page

|   |  |    |
|---|--|----|
| • | Changed values in X <sub>DELAY</sub> and X <sub>DELAY_CTM</sub> electrical characteristics ..... | 5  |
| • | Changed specifications for V <sub>OUT</sub> .....  | 6  |
| • | Changed test conditions for V <sub>OUT</sub> , I <sub>OH</sub> , and I <sub>OL</sub> .....       | 6  |
| • | Added V <sub>MM_DET_ON</sub> : VC2 = VDD = 7.6 V .....   | 6  |
| • | Changed V <sub>MM_DET_OFF</sub> : From VDD – VC2 – 7.6 V to VC2 = VDD = 7.6 V .....              | 6  |
| • | Changed content in Recommended Cell Balancing Configurations section .....                       | 7  |
| • | Added I <sub>CD</sub> Charge Current figure .....  | 7  |
| • | Added I <sub>CD</sub> Discharge Current figure .....   | 7  |
| • | Changed X <sub>DELAY</sub> from nominally 8.0 s/μF to nominally 9.0 s/μF .....                   | 8  |
| • | Changed Timing for Overvoltage Sensing figure .....  | 9  |
| • | Added Cell Imbalance Auto-Detection (Via Cell Voltage) section .....                             | 10 |
| • | Changed VDD value in Customer Test Mode from 8.5 V to 9.5 V .....                                | 10 |

---


- Changed the Voltage Test Limits figure ..... 11
- Added External Cell Balancing section..... 14

---

## 5 Device Options

| T <sub>A</sub>  | PART NUMBER | OVP    |
|-----------------|-------------|--------|
| –40°C to +110°C | BQ29200     | 4.35 V |
|                 | BQ29209     | 4.30 V |

## 6 Pin Configuration and Functions



**Pin Functions**

| PIN                        |         | DESCRIPTION   |
|----------------------------|---------|---|
| NAME                       | NO.     |   |
| $\overline{\text{CB\_EN}}$ | 6       | Cell balance enable   |
| CD                         | 4       | Connection to external capacitor for programmable delay time                            |
| GND                        | 5       | Ground pin  |
| OUT                        | 8       | Output  |
| Thermal Pad                | PWR PAD | GND pin to be connected to the PWRPAD on the printed circuit board for proper operation |
| VC1                        | 2       | Sense voltage input for bottom cell   |
| VC1_CB                     | 3       | Cell balance input for bottom cell  |
| VC2                        | 1       | Sense voltage input for top cell  |
| VDD                        | 7       | Power supply  |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|  |                                 | MIN                                       | MAX | UNIT |
|--|---------------------------------|---|-----|------|
| Supply voltage range, V <sub>MAX</sub>               | VDD–GND                         | –0.3                                      | 16  | V    |
| Input voltage range, V <sub>IN</sub>                 | VC2–GND, VC1–GND                | –0.3                                      | 16  | V    |
|  | VC2–VC1, CD–GND                 | –0.3                                      | 8   | V    |
|  | $\overline{\text{CB\_EN}}$ –GND | –0.3                                      | 16  | V    |
| Output voltage range, V <sub>OUT</sub>               | OUT–GND                         | –0.3                                      | 16  | V    |
| Continuous total power dissipation, P <sub>TOT</sub> |                                 | See <a href="#">Thermal Information</a> . |     |      |
| Storage temperature range, T <sub>stg</sub>          |                                 | –65                                       | 150 | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

|                    |                         | VALUE  | UNIT  |
|--------------------|-------------------------|--|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

## 7.3 Recommended Operating Conditions

|   |  | MIN   | NOM | MAX  | UNIT |
|---|--|---|-----|------|------|
| Supply voltage, VDD                                 |  | 4   |     | 10   | V    |
| Input voltage range                                 |  | VC2–VC1, VC1–GND  |     | 5    | V    |
| Delay time capacitance, t <sub>d(CD)</sub>          |  | C <sub>CD</sub> (See Figure 9.)                                     |     | 0.1  | μF   |
| Voltage monitor filter resistance                   |  | R <sub>IN</sub> (See Figure 9.)                                     |     | 100  | 1K   |
| Voltage monitor filter capacitance                  |  | C <sub>IN</sub> (See Figure 9.)                                     |     | 0.01 | 0.1  |
| Supply voltage filter resistance                    |  | R <sub>VD</sub> (See Figure 9.)                                     |     | 100  | 1K   |
| Supply voltage filter capacitance                   |  | C <sub>VD</sub> (See Figure 9.)                                     |     | 0.1  | μF   |
| Cell balance resistance                             |  | R <sub>CB</sub> (See Figure 9 and <i>Protection (OUT) Timing.</i> ) |     | 100  | 4.7K |
| Operating ambient temperature range, T <sub>A</sub> |  | –40   |     | 110  | °C   |

## 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | bq2920x |  |  | UNIT |
|-------------------------------|--|---------|--|--|------|
|                               |  | DRB     |  |  |      |
|                               |  | 8 PINS  |  |  |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 50.5    |  |  | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case(top) thermal resistance     | 25.1    |  |  | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 19.3    |  |  | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.7     |  |  | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 18.9    |  |  | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case(bottom) thermal resistance  | 5.2     |  |  | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

Typical values stated where T<sub>A</sub> = 25°C and VDD = 7.2 V. Minimum and maximum values stated where T<sub>A</sub> = –40°C to 110°C and VDD = 4 V to 10 V (unless otherwise noted).

| PARAMETER             |   |   | TEST CONDITIONS |  |      | MIN  | TYP  | MAX   | UNIT |
|-----------------------|---|---|-----------------|--|------|------|------|-------|------|
| V <sub>PROTECT</sub>  | Overvoltage detection voltage           | bq29209   |                 |  |      | 4.3  |      |       | V    |
|                       |   | bq29200   |                 |  |      | 4.35 |      |       |      |
| V <sub>HYS</sub>      | Overvoltage detection hysteresis        |   |                 |  | 200  | 300  | 400  | mV    |      |
| V <sub>OA</sub>       | Overvoltage detection accuracy          | T <sub>A</sub> = 25°C   |                 |  | –10  |      | 10   | mV    |      |
| V <sub>OA_DRIFT</sub> | Overvoltage threshold temperature drift | T <sub>A</sub> = 0°C to 60°C  |                 |  | –0.4 |      | 0.4  | mV/°C |      |
|                       |   | T <sub>A</sub> = –40°C to 110°C   |                 |  | –0.6 |      | 0.6  |       |      |
| X <sub>DELAY</sub>    | Overvoltage delay time scale factor     | T <sub>A</sub> = 0°C to 60°C<br>Note: Does not include external capacitor variation.    |                 |  | 6    | 9    | 12   | s/μF  |      |
|                       |   | T <sub>A</sub> = –40°C to 110°C<br>Note: Does not include external capacitor variation. |                 |  | 5.5  | 9    | 13.5 |       |      |

## Electrical Characteristics (continued)

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $V_{DD} = 7.2\text{ V}$ . Minimum and maximum values stated where  $T_A = -40^\circ\text{C}$  to  $110^\circ\text{C}$  and  $V_{DD} = 4\text{ V}$  to  $10\text{ V}$  (unless otherwise noted).

| PARAMETER                     |   | TEST CONDITIONS   | MIN  | TYP  | MAX | UNIT             |
|-------------------------------|---|---|------|------|-----|------------------|
| $X_{\text{DELAY\_CTM}}^{(1)}$ | Overvoltage delay time scale factor in Customer Test Mode     |   |      | 0.08 |     | s/ $\mu\text{F}$ |
| $I_{\text{CD(CHG)}}$          | Overvoltage detection charging current                        |   |      | 150  |     | nA               |
| $I_{\text{CD(DSG)}}$          | Overvoltage detection discharging current                     |   |      | 60   |     | $\mu\text{A}$    |
| $V_{\text{CD}}$               | Overvoltage detection external capacitor comparator threshold |   |      | 1.2  |     | V                |
| $I_{\text{CC}}$               | Supply current  | $(V_{\text{C2}} - V_{\text{C1}}) = (V_{\text{C1}} - \text{GND}) = 3.5\text{ V}$ (See Figure 7.)   |      | 3    | 6   | $\mu\text{A}$    |
| $V_{\text{OUT}}$              | OUT pin drive voltage   | $(V_{\text{C2}} - V_{\text{C1}})$ or $(V_{\text{C1}} - \text{GND}) > V_{\text{PROTECT}}$ , $V_{\text{DD}} = 10\text{ V}$ , $I_{\text{OH}} = 0$  | 6    | 8.25 | 9.5 | V                |
|                               |   | $(V_{\text{C2}} - V_{\text{C1}})$ or $(V_{\text{C1}} - \text{GND}) = V_{\text{PROTECT}}$ , $V_{\text{DD}} = V_{\text{PROTECT}}$ , $I_{\text{OH}} = -100\ \mu\text{A}$ , $T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$           | 1.75 | 2.5  |     | V                |
|                               |   | $(V_{\text{C2}} - V_{\text{C1}})$ and $(V_{\text{C1}} - \text{GND}) < V_{\text{PROTECT}}$ , $I_{\text{OL}} = 100\ \mu\text{A}$ , $T_A = 25^\circ\text{C}$   |      |      | 200 | mV               |
|                               |   | $(V_{\text{C2}} - V_{\text{C1}})$ and $(V_{\text{C1}} - \text{GND}) < V_{\text{PROTECT}}$ , $I_{\text{OL}} = 0\ \mu\text{A}$ , $T_A = 25^\circ\text{C}$   |      | 0    | 10  | mV               |
|                               |   | $V_{\text{C2}} = V_{\text{C1}} = V_{\text{DD}} = 4\text{ V}$ , $I_{\text{OL}} = 100\ \mu\text{A}$   |      |      | 200 | mV               |
| $I_{\text{OH}}$               | High-level output current                                     | $\text{OUT} = 1.75\text{ V}$ , $(V_{\text{C2}} - V_{\text{C1}})$ or $(V_{\text{C1}} - \text{GND}) = V_{\text{PROTECT}}$ , $V_{\text{DD}} = V_{\text{PROTECT}}$ to $10\text{ V}$ , $T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$ | -100 |      |     | $\mu\text{A}$    |
| $I_{\text{OL}}$               | Low-level output current                                      | $\text{OUT} = 0.05\text{ V}$ , $(V_{\text{C2}} - V_{\text{C1}})$ or $(V_{\text{C1}} - \text{GND}) < V_{\text{PROTECT}}$ , $V_{\text{DD}} = V_{\text{PROTECT}}$ to $10\text{ V}$ , $T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$ | 30   |      | 85  | $\mu\text{A}$    |
| $I_{\text{OH\_ZV}}$           | High-level short-circuit output current                       | $\text{OUT} = 0\text{ V}$ , $(V_{\text{C2}} - V_{\text{C1}}) = (V_{\text{C1}} - \text{GND}) = V_{\text{PROTECT}}$ , $V_{\text{DD}} = 4$ to $10\text{ V}$  |      |      | -8  | mA               |
| $I_{\text{IN}}$               | Input current at VCx pins                                     | Measured at VC1, $(V_{\text{C2}} - V_{\text{C1}}) = (V_{\text{C1}} - \text{GND}) = 3.5\text{ V}$ , $T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$ (See Figure 7.)  | -0.2 |      | 0.2 | $\mu\text{A}$    |
|                               |   | Measured at VC2, $(V_{\text{C2}} - V_{\text{C1}}) = (V_{\text{C1}} - \text{GND}) = 3.5\text{ V}$ , $T_A = 0^\circ\text{C}$ to $60^\circ\text{C}$ (See Figure 7.)  |      |      | 2.5 | $\mu\text{A}$    |
| $V_{\text{MM\_DET\_ON}}$      | Cell mismatch detection threshold for turning ON              | $(V_{\text{C2}} - V_{\text{C1}})$ versus $(V_{\text{C1}} - \text{GND})$ and vice-versa when cell balancing is enabled. $V_{\text{C2}} = V_{\text{DD}} = 7.6\text{ V}$   | 17   | 30   | 45  | mV               |
| $V_{\text{MM\_DET\_OFF}}$     | Cell mismatch detection threshold for turning OFF             | Delta between $(V_{\text{C2}} - V_{\text{C1}})$ and $(V_{\text{C1}} - \text{GND})$ when cell balancing is disabled. $V_{\text{C2}} = V_{\text{DD}} = 7.6\text{ V}$  | -9   | 0    | 9   | mV               |
| $V_{\text{CB\_EN\_ON}}$       | Cell balance enable ON threshold                              | Active LOW pin at $\overline{\text{CB\_EN}}$  |      |      | 1   | V                |
| $V_{\text{CB\_EN\_OFF}}$      | Cell balance enable OFF threshold                             | Active HIGH at $\overline{\text{CB\_EN}}$   | 2.2  |      |     | V                |
| $I_{\text{CB\_EN}}$           | Cell balance enable ON input current                          | $\overline{\text{CB\_EN}} = \text{GND}$ (See Figure 8.)   |      |      | 0.2 | $\mu\text{A}$    |
| $R_{\text{CB1}}$              | Internal cell balance switch resistance                       | $\overline{\text{CB\_EN}} = \text{GND}$   |      |      |     | $\Omega$         |
| $R_{\text{CB2}}$              | Internal cell balance switch resistance                       | $\overline{\text{CB\_EN}} = \text{GND}$   |      |      |     | $\Omega$         |


(1) Specified by design. Not 100% tested in production.

## 7.6 Recommended Cell Balancing Configurations

Typical values stated where  $T_A = 25^\circ\text{C}$  and  $(VC2-VC1)$ ,  $(VC1-GND) = 3.8\text{ V}$ . Minimum and maximum values stated where  $T_A = -40^\circ\text{C}$  to  $110^\circ\text{C}$ ,  $VDD = 4\text{ V}$  to  $10\text{ V}$ , and  $(VC2-VC1)$ ,  $(VC1-GND) = 3\text{ V}$  to  $4.2\text{ V}$ . All values assume recommended supply voltage filter resistance  $R_{VD}$  of  $100\ \Omega$  and 5% accurate or better cell balance resistor  $R_{CB}$ .

|          |                            | MIN | NOM  | MAX | UNIT |
|----------|----------------------------|-----|------|-----|------|
| $I_{CB}$ | Cell balance input current | 0.5 | 0.75 | 1   | mA   |
|          | $R_{CB} = 4700\ \Omega$    | 1   | 1.5  | 2   |      |
|          | $R_{CB} = 2200\ \Omega$    | 2   | 3    | 4   |      |
|          | $R_{CB} = 910\ \Omega$     | 3   | 4.5  | 6   |      |
|          | $R_{CB} = 560\ \Omega$     | 3.5 | 6    | 8.5 |      |
|          | $R_{CB} = 360\ \Omega$     | 4   | 7.5  | 11  |      |
|          | $R_{CB} = 240\ \Omega$     | 5   | 10   | 15  |      |

## 7.7 Typical Characteristics



## 8 Detailed Description

### 8.1 Overview

The bq2920x provides overvoltage protection and cell balancing for 2-series cell lithium-ion battery packs.

#### 8.1.1 Voltage Protection


Each cell voltage is continuously compared to a factory configured internal reference threshold. If either cell reaches an overvoltage condition, the bq2920x device starts a timer that provides a delay proportional to the capacitance on the CD pin. Upon expiration of the internal timer, the OUT pin changes from a low to high state.

#### 8.1.2 Cell Balancing

If enabled, the bq2920x performs automatic cell-balance correction where the two cells are automatically corrected for voltage imbalance by loading the cell with the higher voltage with a small balancing current. When the cells are measured to be equal within nominally 0 mV, the load current is removed. It will be re-applied if the imbalance exceeds nominally 30 mV. The cell mismatch correction circuitry is enabled by pulling the CB\_EN pin low, and disabled when CB\_EN is pulled to greater than 2.2 V, for example, VDD.

If the internal cell balancing current of up to 15 mA is insufficient, the bq2920x may be configured via external circuitry to support much higher external cell balancing current.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Protection (OUT) Timing

Sizing the external capacitor is based on the desired delay time as follows:

$$C_{CD} = \frac{t_d}{X_{DELAY}}$$

Where  $t_d$  is the desired delay time and  $X_{DELAY}$  is the overvoltage delay time scale factor, expressed in seconds per microFarad.  $X_{DELAY}$  is nominally 9 s/μF. For example, if a nominal delay of 3 seconds is desired, use a  $C_{CD}$  capacitor that is 3 s / 9 s/μF = 0.33 μF.

The delay time is calculated as follows:

$$t_d = C_{CD} \times X_{DELAY}$$




## Feature Description (continued)

If the cell overvoltage condition is removed before the external capacitor reaches the reference voltage, the internal current source is disabled and an internal discharge block is employed to discharge the external capacitor down to 0 V. In this instance, the OUT pin remains in a low state.

### 8.3.2 Cell Voltage > $V_{\text{PROTECT}}$

When one or both of the cell voltages rises above  $V_{\text{PROTECT}}$ , the internal comparator is tripped, and the delay begins to count to  $t_d$ . If the input remains above  $V_{\text{PROTECT}}$  for the duration of  $t_d$ , the bq2920x output changes from a low to a high state, by means of an internal pull-up network, to a regulated voltage of no more than 9.5 V when  $I_{\text{OH}} = 0$  mA.

The external delay capacitor should charge up to no more than the internal LDO voltage (approximately 5 V typically), and will fully discharge in approximately under 100 ms when the overvoltage condition is removed.



**Figure 4. Timing for Overvoltage Sensing**

### 8.3.3 Cell Connection Sequence

**NOTE**

Before connecting the cells, populate the overvoltage delay timing capacitor,  $C_{\text{CD}}$ .

The recommended cell connection sequence begins from the bottom of the stack, as follows:

1. GND
2. VC1
3. VC2

While not advised, connecting the cells in a sequence other than that described above does not result in errant activity on the OUT pin. For example:

1. GND
2. VC2 or VC1
3. Remaining VCx pin

### 8.3.4 Cell Balance Enable Control

To avoid prematurely discharging the cells, it is recommended to turn off (pull high) the active-low Cell Balance Enable Control pin at lower State of Charge (SOC) levels.

## Feature Description (continued)

### 8.3.5 Cell Balance Configuration

The cell balancing current may be calculated as follows:

For Cell 1 (VC1–GND) balancing current,  $I_{CB1}$ :

$$I_{CB1} = \frac{VC1}{R_{CB} + R_{CB1}} \quad (1)$$

For Cell 2 (VC2–VC1) balancing current,  $I_{CB2}$ :

$$I_{CB2} = \frac{(VC2 - VC1)}{(R_{CB} + R_{VD}) + R_{CB2}} \quad (2)$$

Where:

RCB = resistor connected between the top of Cell 1 and the VC1\_CB


RCB1 = resistor connected between the top of Cell 1 and the VC1

RCB2 = resistor connected between the top of Cell 2 and the VC2

RVD = resistor connected between the top of Cell 2 and the VDD

### 8.3.6 Cell Imbalance Auto-Detection (Via Cell Voltage)

The  $V_{MM\_DET\_ON}$  and  $V_{MM\_DET\_OFF}$  specifications are calibrated where  $VDD = VC2 = 7.6$  V and  $VC1 = 3.8$  V. The recommended range of cell balancing is  $VC2$  and  $VDD$  between 6.0 V and 8.4 V, and  $VC1$  between 3 V and 4.2 V. Below  $VDD = 6$  V, it is recommended to pull  $\overline{CB\_EN}$  high to disable the cell balancing function.



**Figure 5.  $V_{MM\_DET\_ON}$  and  $V_{MM\_DET\_OFF}$  Threshold**

### 8.3.7 Customer Test Mode

Customer Test Mode (CTM) helps to greatly reduce the overvoltage detection delay time and enable quicker customer production testing. This mode is intended for quick-pass board-level verification tests, and, as such, individual cell overvoltage levels may deviate slightly from the specifications ( $V_{PROTECT}$ ,  $V_{OA}$ ). If accurate overvoltage thresholds are to be tested, use the standard delay settings that are intended for normal use.

To enter CTM,  $VDD$  should be set to approximately 9.5 V higher than  $VC2$ . When CTM is entered, the device switches from the normal overvoltage delay time scale factor,  $X_{DELAY}$ , to a significantly reduced factor of approximately 0.08, thereby reducing the delay time during an overvoltage condition.

Feature Description (continued)

**CAUTION**

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into CTM. Also, avoid exceeding absolute maximum voltages for the individual cell voltages (VC1–GND) and (VC2–VC1). Stressing the pins beyond the rated limits may cause permanent damage to the device.

To exit CTM, power off the device and then power it back on.




Figure 6. Voltage Test Limits

8.3.8 Test Conditions





Figure 7.  $I_{\text{CC}}$ ,  $I_{\text{IN}}$  Measurement

## Feature Description (continued)



**Figure 8. I<sub>CB</sub> Measurement**

## 8.4 Device Functional Modes

This device monitors the voltage of the cells connected to the VCx pins and depending on these voltages and the overall battery voltage at VDD the device enters different operating modes.

### 8.4.1 NORMAL Mode

The device is operating in NORMAL mode when the cell voltage range is between the over-charge detection threshold ( $V_{PROTECT}$ ) and the minimum supply voltage.

If this condition is satisfied, the device turns OFF the OUT pin.

### 8.4.2 PROTECTION Mode

The device is operating in PROTECTION mode when the cell over voltage protection feature has been triggered. See [Cell Voltage >  \$V\_{PROTECT}\$](#)  for more details on this feature.

If this condition is satisfied, the device turns ON the OUT pin.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 9.1 Application Information

The bq2920x is designed to be used in 2-series Li-Ion battery packs and with the option to include voltage-based cell balancing. The number of parallel cells or the overall capacity of the battery only affects the cell balancing circuit due to the level of potential imbalance that needs to be corrected.

### 9.2 Typical Applications

#### 9.2.1 Battery Connection

Figure 9 shows the configuration for the 2-series cell battery connection with cell balancing enabled.



**Figure 9. 2-Series Cell Configuration**

#### 9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1.

**Table 1. Design Parameters**

| DESIGN PARAMETER                                  | EXAMPLE VALUE at T <sub>A</sub> = 25°C               |
|---|--|
| Input voltage range                               | 4 V to 10 V  |
| Overvoltage Protection (OVT)                      | 4.35 V   |
| Overvoltage detection delay time                  | 3 s  |
| Overvoltage detection delay timer capacitor       | 0.33 μF  |
| Cell Balancing Enabled                            | Yes  |
| Cell Balancing Current, ICB1 and ICB2             | 10 mA  |
| Cell Balancing Resistors, RCB, RCB1, RCB2 and RVD | RCB = 100 Ω, RCB1 = 260 Ω, RCB2 = 160 Ω, RVD = 100 Ω |

#### 9.2.1.2 Detailed Design Procedure

The bq2920x has limited features but there are some key calculations to be made when selecting external component values.

- Calculate the required CCD capacitor value for the voltage protection delay time. Care should be taken to evaluate the tolerances of the capacitor and the bq2920x to ensure system specifications are met.
- Calculate the cell balancing resistor values to provide a suitable level of balancing current that will, at a minimum, counter act an increase in imbalance during normal operation of the battery. Care should be taken to ensure any connectivity resistance is also considered as this will also reduce the balancing current level.

### 9.2.1.3 Application Curve




Figure 10. Average  $V_{\text{PROTECT}}$  Accuracy ( $V_{\text{OA}}$ ) Across Operation Temperature

## 9.3 System Example

### 9.3.1 External Cell Balancing

Higher cell balancing currents can be supported by means of a simple external network, as shown in Figure 11.




Figure 11. External Cell Balancing Configuration

$R_{\text{CLAMP}}$  ensures that both Q1 and Q2 remain off when balancing is disabled, and should be sized above 2 k $\Omega$  to prevent excessive internal device current when the balancing network is activated.  $R_{\text{CB\_EXT}}$  determines the value of the balancing current, and is dependent on the voltage of the balanced cell, as follows:

$$I_{\text{bal}} = \frac{V_{\text{CELL}}}{R_{\text{CB\_EXT}}}$$

## 10 Power Supply Recommendations

The recommended power supply for this device is a maximum 10-V operation on the VDD input pin.


## 11 Layout


### 11.1 Layout Guidelines


The following are the recommended layout guidelines:

1. Ensure the input filters to the VC1 and VC2 pins are as close to the IC as possible to improve noise immunity.
2. If the OUT pin is used to control a high current path, for example: to blow a chemical fuse, then care should be taken to ensure the high current path creates minimal interference of the bq2920x voltage sense inputs.
3. The input RC filter on the VDD pin should be close to the terminal of the IC.

### 11.2 Layout Example

 Additional circuitry required based on usage of the OUT pin

 Via connects between two layers



## 12 器件和文档支持

### 12.1 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 2. 相关链接

| 部件      | 产品文件夹                 | 样片与购买                 | 技术文档                  | 工具与软件                 | 支持与社区                 |
|---------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| bq29200 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| bq29209 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |

### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.



## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。此信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。




# DRB0008F

# PACKAGE OUTLINE

## VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

**EXAMPLE STENCIL DESIGN**

**DRB0008F**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| BQ29200DRBR      | ACTIVE        | SON          | DRB             | 8    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU   Call TI     | Level-2-260C-1 YEAR  | -40 to 85    | 200                     | <a href="#">Samples</a> |
| BQ29200DRBT      | ACTIVE        | SON          | DRB             | 8    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | 200                     | <a href="#">Samples</a> |
| BQ29209DRBR      | ACTIVE        | SON          | DRB             | 8    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU   Call TI     | Level-2-260C-1 YEAR  | -40 to 85    | 209                     | <a href="#">Samples</a> |
| BQ29209DRBT      | ACTIVE        | SON          | DRB             | 8    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | 209                     | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF BQ29209 :**

- Automotive: [BQ29209-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| BQ29200DRBR | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| BQ29200DRBT | SON          | DRB             | 8    | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| BQ29209DRBR | SON          | DRB             | 8    | 3000 | 330.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |
| BQ29209DRBT | SON          | DRB             | 8    | 250  | 180.0              | 12.4               | 3.3     | 3.3     | 1.1     | 8.0     | 12.0   | Q2            |

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ29200DRBR | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| BQ29200DRBT | SON          | DRB             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| BQ29209DRBR | SON          | DRB             | 8    | 3000 | 367.0       | 367.0      | 35.0        |
| BQ29209DRBT | SON          | DRB             | 8    | 250  | 210.0       | 185.0      | 35.0        |



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



4203482-2/K 06/12


- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Small Outline No-Lead (SON) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206340-3/T 08/15

NOTE: All linear dimensions are in millimeters

DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.

## 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2017 德州仪器半导体技术（上海）有限公司