











TL431A-Q1, TL431B-Q1

SGLS302E - MARCH 2005-REVISED NOVEMBER 2016

TL431-Q1 Adjustable Precision Shunt Regulator

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
- Reference Voltage Tolerance at 25°C:
 - 1% (A Grade)
 - 0.5% (B Grade)
- Typical Temperature Drift:
 - 14 mV (Q Temp)
- Low Output Noise
- $0.2-\Omega$ Typical Output Impedance
- Sink-Current Capability: 1 mA to 100 mA
- Adjustable Output Voltage: V_{REF} to 36 V

Applications

- Adjustable Voltage and Current Referencing
- Secondary Side Regulation in Flyback SMPSs
- Zener Replacement
- Voltage Monitoring
- Comparator With Integrated Reference

3 Description


The TL431-Q1 is a three-pin adjustable shunt regulator with specified thermal stability applicable automotive temperature ranges. The output voltage can be set to any value from V_{RFF} (approximately 2.5 V) to 36 V, with two external resistors (see Figure 28). This device has a typical output impedance of 0.2 Ω . Active output circuitry provides a sharp turnon characteristic, making this device an excellent replacement for Zener diodes in many applications, such as onboard regulation, adjustable power supplies, and switching power supplies.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL431A-Q1	SOT-23 (5)	2.90 mm × 1.60 mm
TL431A-Q1, TL431B-Q1	SOT-23 (3)	2.92 mm × 1.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1	8.3 Feature Description
2	Applications 1	8.4 Device Functional Modes12
3	Description 1	9 Application and Implementation 13
4	Revision History2	9.1 Application Information
5	Pin Configuration and Functions3	9.2 Typical Applications 13
6	Specifications	10 Power Supply Recommendations 18
·	6.1 Absolute Maximum Ratings	11 Layout 18
	6.2 ESD Ratings	11.1 Layout Guidelines 18
	6.3 Recommended Operating Conditions	11.2 Layout Example 18
	6.4 Thermal Information	12 Device and Documentation Support 19
	6.5 Electrical Characteristics: TL431-Q14	12.1 Documentation Support
	6.6 Electrical Characteristics: TL431A-Q14	12.2 Related Links 19
	6.7 Electrical Characteristics: TL431B-Q1	12.3 Receiving Notification of Documentation Updates 19
	6.8 Typical Characteristics	12.4 Community Resources
7	Parameter Measurement Information9	12.5 Trademarks19
8	Detailed Description 11	12.6 Electrostatic Discharge Caution
·	8.1 Overview	12.7 Glossary
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2013) to Revision E

Page

Added Applications section, Device Information table, Pin Configuration and Functions section, Specifications section, ESD Ratings table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet
 Added Thermal Information table


Changed R_{0JA} values for 5-pin DBV (SOT-23) From: 206 To: 215 and for 3-pin DBZ (SOT-23) From: 206 To: 334.7....... 4

Submit Documentation Feedback


Copyright © 2005–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions



 Pin 2 is connected internally to ANODE (die substrate) and must be left floating or connected to ANODE.



Pin Functions

	PIN		1/0	DESCRIPTION	
NAME	DBV	DBZ	I/O	DESCRIPTION	
ANODE	5	3	0	Common pin, normally connected to ground.	
CATHODE	3	1	I/O	Shunt current or voltage input	
NC	1, 2	_	_	No connection ⁽¹⁾	
REF	4	2	I	Threshold relative to common anode	

⁽¹⁾ Pin 2 of the 5-pin DBV (SOT-23) package is connected internally to ANODE (die substrate) and must be left floating or connected to ANODE.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	•			
		MIN	MAX	UNIT
Cathode voltage ⁽²⁾			37	V
Continuous cathode current		-100	150	mA
Defended in the second	Low	-50		μΑ
Reference input current	High		10	mA
Operating junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2500	
V _(ESD) Electro	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V
		Machine model (MM)	±200	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{KA}	Cathode voltage	V_{REF}	36	V
I _{KA}	Cathode current	1	100	mA
T _A	Operating free-air temperature	-40	125	°C

Copyright © 2005–2016, Texas Instruments Incorporated

Submit Documentation Feedback

⁽²⁾ Voltage values are with respect to the ANODE pin, unless otherwise noted.



6.4 Thermal Information

		TL431-Q1			
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DBZ (SOT-23)	UNIT	
		5 PINS	3 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	215	334.7	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	135.2	113.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	43	67.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	19.6	6.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	42.1	65.9	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: TL431-Q1

over recommended operating conditions, T_A = 25°C (unless otherwise noted)

	PARAMETER	7	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{REF}	Reference voltage	$V_{KA} = V_{REF}, I_{KA} = 10$	mA, see Figure 20	2440	2495	2550	mV
V _{I(DEV)}	Deviation of reference voltage over full temperature ⁽¹⁾	$V_{KA} = V_{REF}, I_{KA} = 10$ see Figure 20	$V_{KA} = V_{REF}$, $I_{KA} = 10$ mA, $T_A = -40^{\circ}\text{C}$ to 125°C, see Figure 20		14	34	mV
AN/ /AN/	Ratio of change in reference voltage to the	I _{KA} = 10 mA,	$\Delta V_{KA} = 10 \text{ V} - V_{REF}$		-1.4	-2.7	m)//\/
$\Delta V_{REF}/\Delta V_{KA}$	change in cathode voltage	see Figure 21 ΔV_{μ}	$\Delta V_{KA} = 36 \text{ V} - 10 \text{ V}$		-1	-2	mV/V
I _{REF}	Reference current	I _{KA} = 10 mA, R1 = 1	0 kΩ, R2 = ∞, see Figure 21		2	4	μΑ
I _{I(DEV)}	Deviation of reference current over full temperature ⁽¹⁾	$I_{KA} = 10$ mA, R1 = 10 k Ω , R2 = ∞ , $T_A = -40$ °C to 125°C, see Figure 21			8.0	2.5	μΑ
I _{MIN}	Minimum cathode current for regulation	V _{KA} = V _{REF} , see Figure 20			0.4	1	mA
I _{OFF}	OFF-state cathode current	V _{KA} = 36 V, V _{REF} = 0, see Figure 22			0.1	1	μΑ
Z _{KA}	Dynamic impedance ⁽¹⁾	I _{KA} = 1 mA to 100 m see Figure 20	$_{NA}$, $V_{KA} = V_{REF}$, $f \le 1 \text{ kHz}$,		0.2	0.5	Ω

⁽¹⁾ The deviation parameters (V_{I(DEV)} and I_{I(DEV)}) are defined as the differences between the maximum and minimum values obtained over the recommended temperature range.

6.6 Electrical Characteristics: TL431A-Q1

over recommended operating conditions, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{REF}	Reference voltage	$V_{KA} = V_{REF}, I_{KA} = 1$	0 mA, see Figure 20	2470	2495	2520	mV
V _{I(DEV)}	Deviation of reference voltage over full temperature ⁽¹⁾	V _{KA} = V _{REF} , I _{KA} = 1 see Figure 20	$V_{KA} = V_{REF}$, $I_{KA} = 10$ mA, $T_A = -40$ °C to 125°C, see Figure 20		14	34	mV
437 /437	Ratio of change in reference voltage to the	I _{KA} = 10 mA,	$\Delta V_{KA} = 10 \text{ V} - V_{REF}$		-1.4	-2.7	>//\/
$\Delta V_{REF}/\Delta V_{KA}$	change in cathode voltage	see Figure 21 $\Delta V_{KA} = 36 \text{ V} - 10 \text{ V}$		-1	-2	mV/V	
I _{REF}	Reference current	I _{KA} = 10 mA, R1 = 10 kΩ, R2 = ∞, see Figure 21			2	4	μΑ
I _{I(DEV)}	Deviation of reference current over full temperature ⁽¹⁾		$I_{KA} = 10$ mA, R1 = 10 kΩ, R2 = ∞, $T_A = -40$ °C to 125°C, see Figure 21		0.8	2.5	μΑ
I _{MIN}	Minimum cathode current for regulation	V _{KA} = V _{REF} , see Figure 20			0.4	0.7	mA
I _{OFF}	OFF-state cathode current	V _{KA} = 36 V, V _{REF} = 0, see Figure 22			0.1	0.5	μA
Z _{KA}	Dynamic impedance ⁽¹⁾	I _{KA} = 1 mA to 100 i see Figure 20	mA, $V_{KA} = V_{REF}$, $f \le 1$ kHz,		0.2	0.5	Ω

⁽¹⁾ The deviation parameters (V_{I(DEV)} and I_{I(DEV)}) are defined as the differences between the maximum and minimum values obtained over the recommended temperature range.

Product Folder Links: TL431A-Q1 TL431B-Q1



6.7 Electrical Characteristics: TL431B-Q1

over recommended operating conditions, T_A = 25°C (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{REF}	Reference voltage	$V_{KA} = V_{REF}, I_{KA} = 10$	0 mA, see Figure 20	2483	2495	2507	mV
V _{I(DEV)}	Deviation of reference voltage over full temperature ⁽¹⁾	$V_{KA} = V_{REF}$, $I_{KA} = 10$ mA, $T_A = -40$ °C to 125°C, see Figure 20			14	34	mV
AN/ /AN/	Ratio of change in reference voltage to the	I _{KA} = 10 mA,	$\Delta V_{KA} = 10 \text{ V} - V_{REF}$		-1.4	-2.7	\/\/
$\Delta V_{REF}/\Delta V_{KA}$	change in cathode voltage	see Figure 21	$\Delta V_{KA} = 36 \text{ V} - 10 \text{ V}$		-1	-2	mV/V
I _{REF}	Reference current	I _{KA} = 10 mA, R1 = 1	10 kΩ, R2 = ∞, see Figure 21		2	4	μA
I _{I(DEV)}	Deviation of reference current over full temperature ⁽¹⁾	I_{KA} = 10 mA, R1 = 10 kΩ, R2 = ∞, T_A = -40°C to 125°C, see Figure 21			0.8	2.5	μA
I _{MIN}	Minimum cathode current for regulation	V _{KA} = V _{REF} , see Figure 20			0.4	0.7	mA
I _{OFF}	OFF-state cathode current	V _{KA} = 36 V, V _{REF} = 0, see Figure 22			0.1	0.5	μA
Z _{KA}	Dynamic impedance ⁽¹⁾	I _{KA} = 1 mA to 100 m see Figure 20	nA, $V_{KA} = V_{REF}$, $f \le 1$ kHz,		0.2	0.5	Ω

⁽¹⁾ The deviation parameters ($V_{I(DEV)}$) and $I_{I(DEV)}$) are defined as the differences between the maximum and minimum values obtained over the recommended temperature range.

Copyright © 2005–2016, Texas Instruments Incorporated


TEXAS INSTRUMENTS

6.8 Typical Characteristics






Typical Characteristics (continued)





Typical Characteristics (continued)



The areas under the curves represent conditions that may cause the device to oscillate. For curves B, C, and D, R2 and V_{REF} were adjusted to establish the initial V_{KA} and I_{KA} conditions with $C_L = 0$. V_{BATT} and C_L then were adjusted to determine the ranges of stability (see Figure 18 and Figure 19 for test circuits).

Figure 13. Stability Boundary Conditions for All TL431B, TL432, SOT-23, SC-70, and Q-TEMP Devices



7 Parameter Measurement Information




Figure 14. Test Circuit for Equivalent Input Noise Voltage




Figure 15. Test Circuit for Voltage Amplification




Figure 16. Test Circuit for Reference Impedance




Figure 17. Test Circuit for Pulse Response




Figure 18. Test Circuit for Curve A






Figure 19. Test Circuit for Curves B, C, and D




Figure 20. Test Circuit for $V_{KA} = V_{REF}$




Figure 21. Test Circuit for $V_{KA} > V_{REF}$




Figure 22. Test Circuit for I_{OFF}



8 Detailed Description


8.1 Overview

This device has proven ubiquity and versatility across a wide range of applications, ranging from power to signal path. This is due to its key components containing an accurate voltage reference and op amp, which are fundamental analog building blocks. The TL431-Q1 can be used as a single voltage reference, error amplifier, voltage clamp, or comparator with integrated reference.

The TL431-Q1 can be operated and adjusted to cathode voltages from 2.5 V to 36 V, making this part optimum for a wide range of end equipments in industrial, auto, telecommunications, and computing. For this device to behave as a shunt regulator or error amplifier, at least 1 mA ($I_{MIN(MAX)}$) must be supplied to the cathode pin. Under this condition, feedback can be applied from the CATHODE and REF pins to create a replica of the internal reference voltage.


Various reference voltage options can be purchased with initial tolerances (at 25°C) of 0.5% and 1%. These reference options are denoted by B (0.5%) or A (1%) in the part number (TL431x-Q1).

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 23. Equivalent Schematic



All component values are nominal.

Figure 24. Detailed Schematic



8.3 Feature Description

The TL431-Q1 consists of an internal reference and amplifier that outputs a sink current based on the difference between the reference pin and the virtual internal pin. The sink current is produced by the internal Darlington pair, shown in Figure 24. A Darlington pair is used to allow this device to sink a maximum current of 100 mA.

When operated with enough voltage headroom (at least 2.5 V) and cathode current (I_{KA}), the TL431-Q1 forces the reference pin to 2.5 V. However, the reference pin can not be left floating, as I_{REF} must be at least 4 μ A (see *Specifications*). This is because the reference pin is driven into an NPN, which requires base current to operate properly.

When feedback is applied from the CATHODE and REF pins, the TL431-Q1 behaves as a Zener diode, regulating to a constant voltage dependent on current being supplied into the cathode. This is due to the internal amplifier and reference entering the proper operating regions. The same amount of current required in the above feedback situation must be applied to this device in open loop, servo, or error amplifying implementations for it to be in the proper linear region giving the device enough gain.

Unlike many linear regulators, the TL431-Q1 is internally compensated to be stable without an output capacitor between the cathode and anode. However, if it is desired to use an output capacitor Figure 24 can be used as a guide to assist in choosing the correct capacitor to maintain stability.

8.4 Device Functional Modes

8.4.1 Open Loop (Comparator)

When the cathode or output voltage or current of the TL431-Q1 is not being fed back to the reference or input pin in any form, the device operates in open loop. With proper cathode current (I_{KA}) applied to this device, the TL431-Q1 has the characteristics shown in Figure 24. With such high gain in this configuration, the device is typically used as a comparator. The integrated reference makes TL431 the prefered choice when trying to monitor a certain level of a single signal.

8.4.2 Closed Loop

When the cathode or output voltage or current of the TL431-Q1 is being fed back to the reference or input pin in any form, the device operates in closed loop. The majority of applications involving the TL431-Q1 use it in this manner to regulate a fixed voltage or current. The feedback enables this device to behave as an error amplifier, computing a portion of the output voltage and adjusting it to maintain the desired regulation. This is done by relating the output voltage back to the reference pin in a manner to make it equal to the internal reference voltage, which can be accomplished through resistive or direct feedback.




Figure 25. Logic Symbol

Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

As this device has many applications and setups, there are many situations that this data sheet can not characterize in detail. The linked application notes help the make the best choices when using this part.

Understanding Stability Boundary Conditions Charts in TL431, TL432 Data Sheet provides a deeper understanding of this devices stability characteristics and aid the user in making the right choices when choosing a load capacitor. Setting the Shunt Voltage on an Adjustable Shunt Regulator assists designers in setting the shunt voltage to achieve optimum accuracy for this device.

9.2 Typical Applications

9.2.1 Comparator Application




Figure 26. Comparator Application Schematic

Submit Documentation Feedback



Typical Applications (continued)

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

PARAMETER	VALUE
Input voltage	0 V to 5 V
Input resistance	10 kΩ
Supply voltage	24 V
Cathode current, I _K	5 mA
Output voltage level	Approximately 2 V to V _{SUP}
Logic input thresholds, V _{IH} / V _{IL}	V_L

9.2.1.2 Detailed Design Procedure

When using the TL431-Q1 as a comparator with reference, determine the following:

- Input voltage range
- Reference voltage accuracy
- · Output logic input high and low level thresholds
- Current source resistance

9.2.1.2.1 Basic Operation

In the configuration shown in Figure 26 the TL431-Q1 behaves as a comparator, comparing the REF pin voltage to the internal virtual reference voltage. When provided a proper cathode current (I_{KA}), the TL431-Q1 has enough open loop gain to provide a quick response. This is shown in Figure 27, where the $R_{SUP} = 10 \text{ k}\Omega$ ($I_{KA} = 500 \text{ µA}$) situation responds much slower than $R_{SUP} = 1 \text{ k}\Omega$ ($I_{KA} = 5 \text{ mA}$). With the TL431-Q1's maximum operating current (I_{MIN}) being 1 mA, operation below that could result in low gain, leading to a slow response.

9.2.1.2.2 Overdrive

Slow or inaccurate responses can also occur when the reference pin is not provided enough overdrive voltage. This is the amount of voltage that is higher than the internal virtual reference. The internal virtual reference voltage is within the range of $2.5 \text{ V} \pm (0.5\%, 1\%, \text{ or } 1.5\%)$ depending on which version is being used. The more overdrive voltage provided, the faster the TL431-Q1 responds.

For applications where the TL431-Q1 is being used as a comparator, it is best to set the trip point to greater than the positive expected error (for example: +1% for the A version). For fast response, setting the trip point to at least 10% of the internal V_{REF} should suffice.

For minimal drop or difference from V_{INREF} to the REF pin, TI recommends using an input resistor <10 k Ω to provide I_{REF}

9.2.1.2.3 Output Voltage and Logic Input Level

For the TL431-Q1 to properly be used as a comparator, the logic output must be readable by the receiving logic device. This is accomplished by knowing the input high and low level threshold voltage levels, typically denoted by V_{IH} and V_{IL} .

As seen in Figure 26, the TL431-Q1's output low level voltage in open-loop or comparator mode is approximately 2 V, which is typically sufficient for 5-V supplied logic. However, would not work for 3.3-V and 1.8-V supplied logic. To accommodate this a resistive divider can be tied to the output to attenuate the output voltage to a voltage legible to the receiving low voltage logic device.

The TL431-Q1's output high voltage is equal to V_{SUP} due to the TL431-Q1 being open-collector. If V_{SUP} is much higher than the receiving logic's maximum input voltage tolerance, the output must be attenuated to accommodate the outgoing logic's reliability.

When using a resistive divider on the output, ensure the sum of the resistive divider (R1 and R2 in Figure 24) is much greater than R_{SUP} to not interfere with the TL431-Q1's ability to pull close to V_{SUP} when turning off.

4 Submit Documentation Feedback

Copyright © 2005–2016, Texas Instruments Incorporated




9.2.1.2.4 Input Resistance

In this application, the TL431-Q1 requires an input resistance in addition to the reference current (I_{REF}) to ensure the device is in the proper operating regions while turning on. The actual voltage seen at the REF pin is $V_{REF} = V_{IN} - I_{REF} \times R_{IN}$. Because I_{REF} can be as high as 4 μ A, TI recommends using a resistance small enough to mitigate the error that I_{REF} creates from V_{IN} .

9.2.1.2.5 Deviation Parameters and Calculating Dynamic Impedance

The deviation parameters, $V_{I(DEV)}$ and $I_{I(DEV)}$, are defined as the differences between the maximum and minimum values obtained over the recommended temperature range. The average full-range temperature coefficient of the reference voltage (α_{Vref}) is defined in Equation 1.

$$\left|\alpha_{v_{ref}}\right|\frac{ppm}{{}^{\circ}C} = \frac{\left(\frac{V_{l(dev)}}{V_{ref}^{~~at~25{}^{\circ}C}}\right)x~10^{6}}{\Delta T_{A}} \qquad \qquad \text{Maximum v_{ref}}$$



where

ΔT_A is the recommended operating free-air temperature range of the device

 α_{Vref} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF} , respectively, occurs at the lower temperature.

Example:

Maximum V_{REF} = 2496 mV at 30°C, minimum V_{REF} = 2492 mV at 0°C, V_{REF} = 2495 mV at 25°C, ΔT_A = 70°C for TI 431

$$\left|\alpha_{V_{ref}}\right| = \frac{\left(\frac{4 \text{ mV}}{2495 \text{ mV}}\right) \times 10^6}{70^{\circ} \text{C}} \approx \frac{23 \text{ ppm}}{^{\circ} \text{C}}$$
(2)

Because minimum V_{REF} occurs at the lower temperature, the coefficient is positive.

The dynamic impedance is defined as $|Z_{KA}| = \Delta V_{KA} / \Delta I_{KA}$.

When the device is operating with two external resistors, see Figure 21, the total dynamic impedance of the circuit is given by Equation 3.

$$\left|z'\right| = \frac{\Delta V}{\Delta I} \approx \left|Z_{KA}\right| \left(1 + \frac{R1}{R2}\right)$$
 (3)

9.2.1.3 Application Curve





Figure 27. Output Response With Various Cathode Currents

(1)

TEXAS INSTRUMENTS


9.2.2 Other Application Circuits

Figure 28 to Figure 40 show application circuit examples using the TL431-Q1 device. Customers must fully validate and test any circuit before implementing a design based on an example in this section. Unless otherwise noted, the design procedures in *Comparator Application* are applicable.



A. R must provide cathode current \geq 1 mA to the TL431-Q1 at minimum $V_{I(BATT)}$.

Figure 28. Shunt Regulator



Copyright © 2016, Texas Instruments Incorporated

A. R must provide cathode current $\geq \! 1$ mA to the TL431-Q1 at minimum $V_{I(BATT)}.$

Figure 30. Precision High-Current Series Regulator






Figure 32. High-Current Shunt Regulator




Copyright © 2016, Texas Instruments Incorporated

Figure 29. Single-Supply Comparator with Temperature-Compensated Threshold



Copyright © 2016, Texas Instruments Incorporated


Figure 31. Output Control of a Three-Terminal Fixed Regulator



(1) See Figure 12 and Figure 13 to determine allowable values for

Figure 33. Crowbar Circuit





Copyright © 2016, Texas Instruments Incorporated

Figure 34. Precision 5-V, 1.5-A Regulator




Figure 36. PWM Converter with Reference






Figure 38. Delay Timer



Copyright © 2016, Texas Instruments Incorporated

(1) R_b must provide cathode current ≥1 mA to the TL431-Q1.

Figure 35. Efficient 5-V Precision Regulator



A. R3 and R4 are selected to provide the desired LED intensity and cathode current \geq 1 mA to the TL431-Q1 at the available V_{I(BATT)}.

Figure 37. Voltage Monitor





Figure 39. Precision Current Limiter





Copyright © 2016, Texas Instruments Incorporated

Figure 40. Precision Constant-Current Sink

10 Power Supply Recommendations

When using the TL431-Q1 as a linear regulator to supply a load, designers typically use a bypass capacitor on the output or cathode pin. When doing this, be sure that the capacitance is within the stability criteria shown in Figure 12 and Figure 13.

To not exceed the maximum cathode current, be sure that the supply voltage is current limited. Also, be sure to limit the current being driven into the REF pin, as not to exceed its absolute maximum rating.

For applications shunting high currents, pay attention to the cathode and anode trace lengths, adjusting the width of the traces to have the proper current density.

11 Layout

11.1 Layout Guidelines

Bypass capacitors must be placed as close to the device as possible. Current-carrying traces must have widths appropriate for the amount of current they are carrying; in the case of the TL431-Q1, these currents are low.

11.2 Layout Example




Figure 41. DBZ Layout Example

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Understanding Stability Boundary Conditions Charts in TL431, TL432 Data Sheet (SLVA482)
- Setting the Shunt Voltage on an Adjustable Shunt Regulator (SLVA445)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TL431A-Q1	Click here	Click here	Click here	Click here	Click here
TL431B-Q1	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2005–2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

12-Feb-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TL431AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TACQ	Samples
TL431AQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TAQU	Samples
TL431BQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T3FU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

12-Feb-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL431A-Q1, TL431B-Q1:

● Catalog: TL431A, TL431B

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	_	Package		SPQ	Reel	Reel	A0	B0	K0	P1	W	Pin1
	Type	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
TL431AQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL431AQDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3
TL431BQDBZRQ1	SOT-23	DBZ	3	3000	179.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device Package Ty		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TL431AQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0	
TL431AQDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0	
TL431BQDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0	

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)


PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.