SLAS477-SEPTEMBER 2005





## 12-BIT, DUAL, ULTRALOW GLITCH, VOLTAGE OUTPUT **DIGITAL-TO-ANALOG CONVERTER**

#### **FEATURES**

- 2.7-V to 5.5-V Single Supply
- 12-Bit Linearity and Monotonicity
- Rail-to-Rail Voltage Output
- Settling Time: 5 µs (Max)
- Ultralow Glitch Energy: 0.1 nVs
- Ultralow Crosstalk: -100 dB
- Low Power: 440 µA (Max)
- Per-Channel Power Down: 2 µA (Max)
- **Power-On Reset to Midscale**
- 2s Complement Input Data Format
- SPI-Compatible Serial Interface: Up to 50 MHz
- **Daisy-Chain Capability**
- **Asynchronous Hardware Clear**
- Simultaneous or Sequential Update
- Specified Temperature Range: -40°C to 105°C
- Small 3-mm × 3-mm, 16-Lead QFN Package

#### **APPLICATIONS**

- **Portable Battery-Powered Instruments**
- **Digital Gain and Offset Adjustment**
- **Programmable Voltage and Current Sources**
- **Programmable Attenuators**
- **Industrial Process Control**

#### DESCRIPTION


DAC7553 The 12-bit. dual-channel. is а voltage-output DAC with exceptional linearity and monotonicity. Its proprietary architecture minimizes undesired transients such as code-to-code glitch and channel-to-channel crosstalk. The low-power DAC7553 operates from a single 2.7-V to 5.5-V supply. The DAC7553 output amplifiers can drive a 2-k $\Omega$ , 200-pF load rail-to-rail with 5-µs settling time; the output range is set using an external voltage reference.

The 3-wire serial interface operates at clock rates up to 50 MHz and is compatible with SPI, QSPI, Microwire™, and DSP interface standards. The outputs of all DACs may be updated simultaneously sequentially. The parts power-on-reset circuit to ensure that the DAC outputs power up at midscale and remain there until a valid write cycle to the device takes place. The parts contain a power-down feature that reduces the current consumption of the device to under 2 µA.

The small size and low-power operation makes the DAC7553 ideally suited for battery-operated portable applications. The power consumption is typically 1.5 mW at 5 V, 0.75 mW at 3 V, and reduces to 1 µW in power-down mode.

The DAC7553 is available in a 16-lead QFN package and is specified over -40°C to 105°C.

#### **FUNCTIONAL BLOCK DIAGRAM**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Microwire is a trademark of National Semiconductor Corp..





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
DAC7553	16 QFN	RGT	-40°C TO 105°C	D753	DAC7553IRGTT	250-piece Tape and Reel
DAC7553	16 QFN	KGI	-40 C 10 105 C	D755	DAC7553IRGTR	2500-piece Tape and Reel

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

	UNIT
V <sub>DD</sub> to GND	-0.3 V to 6 V
Digital input voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
V <sub>out</sub> to GND	–0.3 V to V <sub>DD</sub> + 0.3 V
Operating temperature range	-40°C to 105°C
Storage temperature range	−65°C to 150°C
Junction temperature (T <sub>J</sub> Max)	150°C

<sup>(1)</sup> Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 2.7 V to 5.5 V,  $V_{REF}$  =  $V_{DD}$ ,  $R_L$  = 2 k $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications –40°C to 105°C, unless otherwise specified

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNITS
STATIC PERFORMANCE(1)				
Resolution		12	2	Bits
Relative accuracy		±0.35	±1	LSB
Differential nonlinearity	Specified monotonic by design	±0.0±	3 ±0.5	LSB
Offset error			±12	mV
Zero-scale error	All zeroes loaded to DAC register		±12	mV
Gain error			±0.15	%FSR
Full-scale error			±0.5	%FSR
Zero-scale error drift		7	,	μV/°C
Gain temperature coefficient		3	3	ppm of FSR/°C
PSRR	V <sub>DD</sub> = 5 V	0.75	5	mV/V
OUTPUT CHARACTERISTICS(2)				
Output voltage range		0	VREF	V
Output voltage settling time	$R_L = 2 \text{ k}\Omega; 0 \text{ pF} < C_L < 200 \text{ pF}$		5	μs
Slew rate		1.8	3	V/µs
Capacitive load stability	R <sub>L</sub> = ∞	470	)	_
	$R_L = 2 k\Omega$	1000	)	pF
Digital-to-analog glitch impulse	1 LSB change around major carry	0.1		nV-s
Channel-to-channel crosstalk	1-kHz full-scale sine wave, outputs unloaded	-100	)	dB
Digital feedthrough		0.1		nV-s
Output noise density (10-kHz offset frequency)		120	)	nV/rtHz
Total harmonic distortion	$F_{OUT} = 1 \text{ kHz}, F_S = 1 \text{ MSPS},$ BW = 20 kHz	-85	5	dB
DC output impedance		1		Ω
Short-circuit current	V <sub>DD</sub> = 5 V	50	)	1
	V <sub>DD</sub> = 3 V	20	)	mA
Power-up time	Coming out of power-down mode, V <sub>DD</sub> = 5 V	15		
	Coming out of power-down mode, $V_{DD} = 3 \text{ V}$	15	μs	
REFERENCE INPUT				
VREF Input range		0	$V_{DD}$	V
Reference input impedance	$V_{\text{REF}}A$ and $V_{\text{REF}}B$ shorted together	50	)	$k\Omega$
Reference current	$V_{REF}A = V_{REF}B = V_{DD} = 5 V$ , $V_{REF}A$ and $V_{REF}B$ shorted together	100	250	^
Veleigiice chileiit	$V_{REF}A = V_{REF}B = V_{DD} = 3 V$ , $V_{REF}A$ and $V_{REF}B$ shorted together	60	μΑ	
LOGIC INPUTS <sup>(2)</sup>		•		
Input current			±1	μΑ
V <sub>IN_L</sub> , Input low voltage	IOV <sub>DD</sub> ≥ 2.7 V		0.3 IOV <sub>DD</sub>	V
V <sub>IN_H</sub> , Input high voltage	IOV <sub>DD</sub> ≥ 2.7 V	0.7 IOV <sub>DD</sub>		V
Pin capacitance			3	pF

 <sup>(1)</sup> Linearity tested using a reduced code range of 30 to 4065; output unloaded.
 (2) Specified by design and characterization, not production tested. For 1.8 V < IOV<sub>DD</sub> < 2.7 V, It is recommended that V<sub>IH</sub> = IOV<sub>DD</sub>, V<sub>IL</sub> = GND.



 $V_{DD}$  = 2.7 V to 5.5 V,  $V_{REF}$  =  $V_{DD}$ ,  $R_L$  = 2 k $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications –40°C to 105°C, unless otherwise specified

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS					
V <sub>DD</sub> , IOV <sub>DD</sub> (3)		2.7		5.5	V
I <sub>DD</sub> (normal operation)	DAC active and excluding load current				
V <sub>DD</sub> = 3.6 V to 5.5 V	V IOV and V CND		300	440	
V <sub>DD</sub> = 2.7 V to 3.6 V	$V_{IH} = IOV_{DD}$ and $V_{IL} = GND$		250	400	μA
I <sub>DD</sub> (all power-down modes)					
$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	V IOV and V CND		0.2	2	
V <sub>DD</sub> = 2.7 V to 3.6 V	$V_{IH} = IOV_{DD}$ and $V_{IL} = GND$		0.05	2	μA
POWER EFFICIENCY				<u> </u>	
I <sub>OUT</sub> /I <sub>DD</sub>	$I_{LOAD} = 2 \text{ mA}, V_{DD} = 5 \text{ V}$		93%		

<sup>(3)</sup>  $IOV_{DD}$  operates down to 1.8 V with slightly degraded timing, as long as  $V_{IH} = IOV_{DD}$  and  $V_{IL} = GND$ .



# TIMING CHARACTERISTICS(1)(2)

 $V_{DD}$  = 2.7 V to 5.5 V,  $R_L$  = 2 k $\Omega$  to GND; all specifications –40°C to 105°C, unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
t <sub>1</sub> (3)	SCLK avalatima	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	20			ns	
11117	SCLK cycle time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	20			113	
	SCLK HIGH time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	10			no	
t <sub>2</sub>	SCEN HIGH LITTLE	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	10	ns			
+	SCLK LOW time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	10				
t <sub>3</sub>	SCEN LOW LITTLE	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	10			ns	
	SYNC falling edge to SCLK falling edge setup	V <sub>DD</sub> = 2.7 V to 3.6 V	4			ns	
t <sub>4</sub>	time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$					
	Data setup time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	5	5			
t <sub>5</sub>	Data setup time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ 5					
	Data hold time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	4.5				
t <sub>6</sub>	Data noid time	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$ 4.5				ns	
	SCLK falling edge to SYNC rising edge	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	0			no	
t <sub>7</sub>	SCEN failing edge to STNC fishing edge	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	0			ns	
	Minimum SYNC HIGH time	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	20			no	
t <sub>8</sub>	WIIIIIIIIIIIII STNC HIGH LITTLE	V <sub>DD</sub> = 3.6 V to 5.5 V 20				ns	
	CCL K follow adds to CDO valid	V <sub>DD</sub> = 2.7 V to 3.6 V	10				
t <sub>9</sub>	SCLK falling edge to SDO valid	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V} $				ns	
	CLB pulse width low	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ 10				20	
t <sub>10</sub>	CLR pulse width low	V <sub>DD</sub> = 3.6 V to 5.5 V				ns	

- All input signals are specified with  $t_R$  =  $t_F$  = 1 ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . See Serial Write Operation timing diagram Figure 1. Maximum SCLK frequency is 50 MHz at  $V_{DD}$  = 2.7 V to 5.5 V.





Figure 1. Serial Write Operation



## **PIN DESCRIPTION**




## **Terminal Functions**

TE	RMINAL	DESCRIPTION
NO.	NAME	
1	VOUTA	Analog output voltage from DAC A
2	VDD	Analog voltage supply input
3	GND	Ground
4	VOUTB	Analog output voltage from DAC B
5	VFBB	DAC B amplifier sense input.
6	VREFB	Positive reference voltage input for DAC B
7	PD	Power down
8	DCEN	Daisy-chain enable
9	SDO	Serial data output
10	IOVDD	I/O voltage supply input
11	SYNC	Frame synchronization input. The falling edge of the SYNC pulse indicates the start of a serial data frame shifted out to the DAC7553
12	SCLK	Serial clock input
13	SDIN	Serial data input
14	CLR	Asynchronous input to clear the DAC registers. When $\overline{\text{CLR}}$ is low, the DAC registers are set to 000H and the output to midscale voltage.
15	VREFA	Positive reference voltage input for DAC A
16	VFBA	DAC A amplifier sense input.



#### TYPICAL CHARACTERISTICS




rigure z.

**LINEARITY ERROR AND LINEARITY ERROR AND** DIFFERENTIAL LINEARITY ERROR DIFFERENTIAL LINEARITY ERROR vs vs DIGITAL INPUT CODE DIGITAL INPUT CODE Channel A V<sub>REF</sub> = 2.5 V V<sub>DD</sub> = 2.7 V Linearity Error - LSB Linearity Error - LSB Channel B V<sub>REF</sub> = 2.5 V  $V_{DD} = 2.7 \text{ V}$ 0.5 0.5 0 0 -0.5 -0.5 Differential Linearity Error - LSB Differential Linearity Error - LSB 0.5 0.5 0.25 0.25 0 -0.25 -0.51024 2048 2560 3584 4096 1536 1024 1536 2048 2560 3584 0 512 3072 4096 Digital Input Code **Digital Input Code** 


Figure 4. Figure 5.







#### FULL-SCALE ERROR vs FREE-AIR TEMPERATURE



#### ZERO-SCALE ERROR vs FREE-AIR TEMPERATURE





Figure 7.


#### FULL-SCALE ERROR vs FREE-AIR TEMPERATURE




Full-Scale Error - mV

Figure 9.





#### SOURCE CURRENT AT POSITIVE RAIL



#### SOURCE CURRENT AT POSITIVE RAIL




Figure 11.

## SUPPLY CURRENT vs DIGITAL INPUT CODE




Figure 13.








Figure 14.



SUPPLY CURRENT VS SUPPLY VOLTAGE



**HISTOGRAM OF CURRENT CONSUMPTION - 5.5 V** 




Figure 17.










Figure 18.

#### **TOTAL ERROR - 2.7 V**



TOTAL ERROR - 5 V



Total Error - mV

Vo- Output Voltage - V

Figure 19.

#### **EXITING POWER-DOWN MODE**




Figure 21.



#### LARGE-SIGNAL SETTLING TIME - 5 V




Figure 22.

#### MIDSCALE GLITCH





Figure 24.

#### LARGE-SIGNAL SETTLING TIME - 2.7 V




Vo- Output Voltage - V

- IIIIe - 5 μs/αιν

Figure 23.

#### **WORST-CASE GLITCH**




Time - (400 nS/Div)

Figure 25.



#### DIGITAL FEEDTHROUGH ERROR

# CHANNEL-TO-CHANNEL CROSSTALK FOR A FULL-SCALE SWING



Tek Stop: 500MS/s 153 Acqs (5 mV/Div) 0 **Trigger Pulse** Ch1 5.00 V Ch3 5.00mV√% M 400ns Ch1 J Time - (400 nS/Div)

Figure 26.

Figure 27.

## TOTAL HARMONIC DISTORTION vs OUTPUT FREQUENCY




Figure 28.



## 3-Wire Serial Interface

The DAC7553 digital interface is a standard 3-wire SPI/QSPI/Microwire/DSP-compatible interface.

**Table 1. Serial Interface Programming** 

	CON	TROL		DATA BITS	DAC(s)	FUNCTION
DB15	DB14	DB13	DB12	DB11-DB10		
0	0	0	0	data	Α	Single Channel Store. The TMP register of channel A is updated.
0	0	1	0	data	В	Single Channel Store. The TMP register of channel B is updated.
0	1	0	0	data	Α	Single Channel Update. The TMP and DAC registers of channel A are updated.
0	1	1	0	data	В	Single Channel Update. The TMP and DAC registers of channel A are updated and the DAC register of channel B is updated with input register data.
1	0	0	0	data	Α	Single Channel Update. The TMP and DAC registers of channel B are updated.
1	0	1	0	data	В	Single Channel Update. The TMP and DAC registers of channel B are updated and the DAC register of channel A is updated with input register data.
1	1	0	0	data	A–B	All Channel Update. The TMP and DAC registers of channels A and B are updated.
1	1	1	0	data	A–B	All Channel DAC Update. The DAC register of channels A and B are updated with input register data.

#### **POWER-DOWN MODE**

In power-down mode, the DAC outputs are programmed to one of three output impedances, 1 k $\Omega$ , 100 k $\Omega$ , or floating.

**Table 2. Power-Down Mode Control** 

	EXTENDED CONTROL				DATA B	ITS	FUNCTION		
DB15	DB14	DB13	DB12	DB11	DB10	DB9-DB0	FUNCTION		
0	0	Х	1	0	0	Х	PWD Hi-Z (all channels)		
0	0	X	1	0	1	X	PWD 1 k $\Omega$ (all channels)		
0	0	X	1	1	0	X	PWD 100 kΩ (all channels)		
0	0	X	1	1	1	X	PWD Hi-Z (all channels)		
0	1	Х	1	0	0	Х	PWD Hi-Z (selected channel = A)		
0	1	X	1	0	1	X	PWD 1 k $\Omega$ (selected channel = A)		
0	1	X	1	1	0	X	PWD 100 kΩ (selected channel = A)		
0	1	X	1	1	1	X	PWD Hi-Z (selected channel = A)		
1	0	Х	1	0	0	Х	PWD Hi-Z (selected channel = B)		
1	0	X	1	0	1	X	PWD 1 k $\Omega$ (selected channel = B)		
1	0	Х	1	1	0	X	PWD 100 kΩ (selected channel = B)		
1	0	X	1	1	1	X	PWD Hi-Z (selected channel = B)		
1	1	Х	1	0	0	Х	PWD Hi-Z (all channels)		
1	1	X	1	0	1	X	PWD 1 kΩ (all channels)		
1	1	X	1	1	0	X	PWD 100 kΩ (all channels)		
1	1	X	1	1	1	X	PWD Hi-Z (all channels)		



#### THEORY OF OPERATION

#### D/A SECTION

The architecture of the DAC7553 consists of a string DAC followed by an output buffer amplifier. Figure 29 shows a generalized block diagram of the DAC architecture.




Figure 29. Typical DAC Architecture

The 2s-complement input coding to the DAC7553 gives the ideal output voltage as:

$$V_{OUT} = VREF \times D/4096$$

Where D = decimal equivalent of the 2s-complement input that is loaded to the DAC register, which can range from 0 to 4095.




Figure 30. Typical Resistor String

#### **RESISTOR STRING**

The resistor string section is shown in Figure 30. It is simply a string of resistors, each of value R. The digital code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is specified monotonic. The DAC7553 architecture uses four separate resistor strings to minimize channel-to-channel crosstalk.

#### **OUTPUT BUFFER AMPLIFIERS**

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, which gives an output range of 0 V to  $V_{DD}$ . It is capable of driving a load of 2 k $\Omega$  in parallel with up to 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is 1.8 V/ $\mu$ s with a typical settling time of 3  $\mu$ s with the output unloaded.

#### **DAC External Reference Input**

Two separate reference pins are provided for two DACs, providing maximum flexibility. VREFA serves DAC A and VREFB serves DAC B. VREFA and VREFB can be externally shorted together for simplicity.

It is recommended to use a buffered reference in the external circuit (e.g., REF3140). The input impedance is typically 100 k $\Omega$  for each reference input pin..

#### **Amplifier Sense Input**

The DAC7553 contains two amplifier feedback input pins, VFBA and VFBB. For voltage output operation, VFBA and VFBB must externally connect to VOUTA and VOUTB, respectively. For better DC accuracy, these connections should be made at load points. The VFBA and VFBB pins are also useful for a variety of applications, including digitally controlled current sources. Each feedback input pin is internally connected to the DAC amplifier's negative input terminal through a 100-k $\Omega$  resistor; and, the amplifier's negative input terminal internally connects to ground through another 100-k $\Omega$  resistor (See Figure 29). This forms a gain-of-two, noninverting amplifier configuration. Overall gain remains one because the resistor string has a divide-by-two configuration. The resistance seen at each VFBx pin is approximately 200 k $\Omega$  to ground.

#### Power-On Reset

On power up, all internal registers are cleared and all channels are updated with midscale voltages. Until valid data is written, all DAC outputs remain in this state. This is particularly useful in applications where it is important to know the state of the DAC outputs while the device is powering up. In order not to turn on ESD protection devices, V<sub>DD</sub> should be applied before any other pin is brought high.



#### **Power Down**

The DAC7553 has a flexible power-down capability as described in Table 2. Individual channels could be powered down separately or all channels could be powered down simultaneously. During a power-down condition, the user has flexibility to select the output impedance of each channel. During power-down operation, each channel can have either  $1-k\Omega$ ,  $100-k\Omega$ , or Hi-Z output impedance to ground.

#### **Asynchronous Clear**

The DAC7553 output is asynchronously set to midscale voltage immediately after the CLR pin is brought low. The CLR signal resets all internal registers and therefore behaves like the Power-On Reset. The DAC7553 updates at the first rising edge of the SYNC signal that occurs after the CLR pin is brought back to high.

#### **IOVDD** and Level Shifters

The DAC7553 can be used with different logic families that require a wide range of supply voltages (from 1.8 V to 5.5 V). To enable this useful feature, the IOVDD pin must be connected to the logic supply voltage of the system. All DAC7553 digital input and output pins are equipped with level-shifter circuits. Level shifters at the input pins ensure that external logic high voltages are translated to the internal logic high voltage, with no additional power dissipation. Similarly, the level shifter for the SDO pin translates the internal logic high voltage (VDD) to the external logic high level (IOVDD). For single-supply operation, the IOVDD pin can be tied to the VDD pin.

#### **SERIAL INTERFACE**

The DAC7553 is controlled over a versatile 3-wire serial interface, which operates at clock rates up to 50 MHz and is compatible with SPI, QSPI, Microwire, and DSP interface standards.

In daisy-chain mode (DCEN = 1) the DAC7553 requires a falling SCLK edge after the rising  $\overline{\text{SYNC}}$ , in order to initialize the serial interface for the next update.

#### 16-Bit Word and Input Shift Register

The input shift register is 16 bits wide. DAC data is loaded into the device as a 16-bit word under the control of a serial clock input, SCLK, as shown in the Figure 1 timing diagram. The 16-bit word, illustrated in Table 1, consists of four control bits followed by 12 bits of DAC data. The 12-bit data is in 2s-complement format, with 800H corresponding to 0-V output and 7FFH corresponding to full-scale output ( $V_{REF}-1$  LSB). Data is loaded MSB first (Bit 15) where the first two bits (DB15 and DB14) determine if the input register, DAC register, or both are updated with shift

register input data. Bit 13 (DB13) determines whether the data is for DAC A, DAC B, or both DACs. Bit 12 (DB12) determines either normal mode or power-down mode (see Table 2). All channels are updated when bits 15 and 14 (DB15 and DB14) are high.

The SYNC input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can only be transferred into the device while SYNC is low. To start the serial data transfer, SYNC should be taken low, observing the minimum SYNC to SCLK falling edge setup time, t<sub>4</sub>. After SYNC goes low, serial data is shifted into the device's input shift register on the falling edges of SCLK for 16 clock pulses.

When DCEN is low, the SDO pin is brought to a Hi-Z state. The first 16 data bits that follow the falling edge of SYNC are stored in the shift register. The rising edge of SYNC that follows the 16<sup>th</sup> data bit updates the DAC(s). If SYNC is brought high before the 16<sup>th</sup> data bit, no action occurs.

When DCEN is high, data can continuously be shifted into the shift register, enabling the daisy-chain operation. The SDO pin becomes active and outputs SDIN data with 16 clock cycle delay. A rising edge of SYNC loads the shift register data into the DAC(s). The loaded data consists of the last 16 data bits received into the shift register before the rising edge of SYNC.

If daisy-chain operation is not needed, DCEN should permanently be tied to a logic low voltage.

#### **Daisy-Chain Operation**

When DCEN pin is brought high, daisy chaining is enabled. The Serial Data Output (SDO) pin is provided to daisy-chain multiple DAC7553 devices in a system.

As long as SYNC is high or DCEN is low, the SDO pin is in a high-impedance state. When SYNC is brought low, the output of the internal shift register is tied to the SDO pin. As long as SYNC is low and DCEN is high, SDO duplicates the SDIN signal with a 16-cycle delay. To support multiple devices in a daisy chain, SCLK and SYNC signals are shared across all devices, and SDO of one DAC7553 should be tied to the SDIN of the next DAC7553. For n devices in such a daisy chain, 16n SCLK cycles are required to shift the entire input data stream. After 16n SCLK falling edges are received, following a falling SYNC, the data stream becomes complete and SYNC can be brought high to update *n* devices simultaneously. SDO operation is specified at a maximum SCLK speed of 10 MHz.



#### INTEGRAL AND DIFFERENTIAL LINEARITY

The DAC7553 uses precision thin-film resistors providing exceptional linearity and monotonicity. Integral linearity error is typically within (+/-) 0.35 LSBs, and differential linearity error is typically within (+/-) 0.08 LSBs.

#### **GLITCH ENERGY**

The DAC7553 uses a proprietary architecture that minimizes glitch energy. The code-to-code glitches are so low, they are usually buried within the wide-band noise and cannot be easily detected. The DAC7553 glitch is typically well under 0.1 nV-s. Such low glitch energy provides more than 10X improvement over industry alternatives.

## **CHANNEL-TO-CHANNEL CROSSTALK**

The DAC7553 architecture is designed to minimize channel-to-channel crosstalk. The voltage change in one channel does not affect the voltage output in another channel. The DC crosstalk is in the order of a few microvolts. AC crosstalk is also less than -100 dBs. This provides orders of magnitude improvement over certain competing architectures.

#### APPLICATION INFORMATION

#### **Waveform Generation**

Due to its exceptional linearity, low glitch, and low crosstalk, the DAC7553 is well suited for waveform generation (from DC to 10 kHz). The DAC7553 large-signal settling time is 5 µs, supporting an update rate of 200 KSPS. However, the update rates can exceed 1 MSPS if the waveform to be generated consists of small voltage steps between consecutive DAC updates. To obtain a high dynamic range, REF3140 (4.096 V) or REF02 (5 V) are recommended for reference voltage generation.

# Generating ±5-V, ±10-V, and ± 12-V Outputs For Precision Industrial Control

Industrial control applications can require multiple feedback loops consisting of sensors, ADCs, MCUs, DACs, and actuators. Loop accuracy and loop speed are the two important parameters of such control loops.

#### Loop Accuracy:

In a control loop, the ADC has to be accurate. Offset, gain, and the integral linearity errors of the DAC are not factors in determining the accuracy of the loop. As long as a voltage exists in the transfer curve of a monotonic DAC, the loop can find it and settle to it. On the other hand, DAC resolution and differential linearity do determine the loop accuracy, because

each DAC step determines the minimum incremental change the loop can generate. A DNL error less than -1 LSB (non-monotonicity) can create loop instability. A DNL error greater than +1 LSB implies unnecessarily large voltage steps and missed voltage targets. With high DNL errors, the loop loses its stability, resolution, and accuracy. Offering 12-bit ensured monotonicity and  $\pm$  0.08 LSB typical DNL error, 755X DACs are great choices for precision control loops.

#### Loop Speed:

Many factors determine control loop speed. Typically, the conversion time of the ADC and the computation time of the MCU are the two major factors that dominate the time constant of the loop. DAC settling time is rarely a dominant factor because ADC conversion times usually exceed DAC conversion times. DAC offset, gain, and linearity errors can slow the loop down only during the start-up. Once the loop reaches its steady-state operation, these errors do not affect loop speed any further. Depending on the ringing characteristics of the loop's transfer function, DAC glitches can also slow the loop down. With its 1 MSPS (small-signal) maximum data update rate, DAC7553 can support high-speed control loops. Ultralow glitch energy of the DAC7553 significantly improves loop stability and loop settling time.

#### Generating Industrial Voltage Ranges:

For control loop applications, DAC gain and offset errors are not important parameters. This could be exploited to lower trim and calibration costs in a high-voltage control circuit design. Using an operational amplifier (OPA130), and a voltage reference (REF3140), the DAC7553 can generate the wide voltage swings required by the control loop.




Figure 31. Low-cost, Wide-swing Voltage Generator for Control Loop Applications

The output voltage of the configuration is given by:



$$V_{out} = V_{REF} \left(\frac{R2}{R1} + 1\right) \frac{Din}{4096} - V_{tail} \frac{R2}{R1}$$
 (1)

Fixed R1 and R2 resistors can be used to coarsely set the gain required in the first term of the equation. Once R2 and R1 set the gain to include some minimal over-range, a DAC7553 channel could be used to set the required offset voltage. Residual

errors are not an issue for loop accuracy because offset and gain errors could be tolerated. One DAC7553 channel can provide the Vtail voltage, while the other DAC7553 channel can provide Vdac voltage to help generate the high-voltage outputs.

For ±5-V operation: R1=10 k $\Omega$ , R2 = 15 k $\Omega$ , V<sub>tail</sub> = 3.33 V, V<sub>REF</sub>= 4.096 V

For ±10-V operation: R1=10 k $\Omega$ , R2 = 39 k $\Omega$ , V<sub>tail</sub> = 2.56 V, V<sub>REF</sub> = 4.096 V

For ±12-V operation: R1=10 k $\Omega$ , R2 = 49 k $\Omega$ , V<sub>tail</sub> = 2.45 V, V<sub>REF</sub> = 4.096 V

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7553IRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	D753	Samples
DAC7553IRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	D753	Samples
DAC7553IRGTTG4	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	D753	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 1-Sep-2021

## TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7553IRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 1-Sep-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7553IRGTR	VQFN	RGT	16	3000	350.0	350.0	43.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated