# Octal D-Type Flip-Flop with 3-State Outputs

The MC74ACT564 is a high–speed, low power octal flip–flop with a buffered common Clock (CP) and a buffered common Output Enable  $(\overline{OE})$ .

The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The MC74ACT564 device is functionally indentical to the MC74ACT574, but with inverted outputs.

#### **Features**

- Inputs and Outputs on the Opposite Sides of the Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessor
- Functionally Indentical to the MC74ACT574 but with Inverted Outputs
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- TTL Compatible Inputs
- These are Pb-Free Devices




Figure 1. Pinout: 20-Lead Packages Conductors
(Top View)

#### **PIN ASSIGNMENT**

PIN	FUNCTION
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
СР	Clock Pulse Input
ŌĒ	3-State Output Enable Input
$\overline{O}_0$ – $\overline{O}_7$	3-State Outputs



# ON Semiconductor®

www.onsemi.com



SOIC-20W DW SUFFIX CASE 751D

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 5 of this data sheet.





Figure 2. Logic Symbol



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

#### **FUNCTION TABLE**

	Inputs		Internal	Outputs	Function
ŌĒ	СР	D	Q	0	runction
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н	工	L	Н	Z	Load
Н	上	Н	L	Z	Load
L	工	L	Н	Н	Data Available
L	上	Н	L	L	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

H = HIGH Voltage LevelL = LOW Voltage Level

X = Immaterial

Z = High Impedance

\_ = LOW-to-HIGH Transition

NC = No Change

# **FUNCTIONAL DESCRIPTION**

The MC74ACT564 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that

meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND) (Note 1)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	DC Input Diode Current	±20	mA
I <sub>OK</sub>	DC Output Diode Current	±50	mA
I <sub>OUT</sub>	DC Output Sink/Source Current	±50	mA
I <sub>CC</sub>	DC Supply Current, per Output Pin	±50	mA
I <sub>GND</sub>	DC Ground Current, per Output Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	140	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	65.8	°C/W
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage  Human Body Model (Note 3)  Machine Model (Note 4)  Charged Device Model (Note 5)	> 2000 > 200 > 1000	V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. I<sub>OUT</sub> absolute maximum rating must be observed.
- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to EIA/JESD22-A115-A.
- 5. Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	DC Input Voltage (Referenced to GND)	4.5		5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0		V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-40	25	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 8) $ V_{CC} = 4.5 \text{ V} $ $ V_{CC} = 5.5 \text{ V} $	0	10 8.0	10 8.0	ns/V
I <sub>OH</sub>	Output Current – High			-24	mA
I <sub>OL</sub>	Output Current – Low			24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 7. Unused Inputs may not be left open. All inputs must be tied to a high voltage level or low logic voltage level.
- 8. V<sub>in</sub> from 0.8 V to 2.0 V; refer to individual Data Sheets for devices that differ from the typical input rise and fall times.

# **DC CHARACTERISTICS**

		V <sub>CC</sub>	T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C		
Symbol	Parameter	(V)			ranteed Limits	Unit	Conditions
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V V	I <sub>OUT</sub> = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH} $ $-24 \text{ mA}$ $-24 \text{ mA}$
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V V	I <sub>OUT</sub> = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	V V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA $^{2}V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1 \text{ V}$
l <sub>OZ</sub>	Maximum 3–State Current	5.5		±0.5	±5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL},  V_{IH} \\ V_{I} = V_{CC},  GND \\ V_{O} = V_{CC},  GND \end{array} $
I <sub>OLD</sub> I <sub>OHD</sub>	†Minimum Dynamic Output Current	5.5 5.5			75 –75	mA mA	V <sub>OLD</sub> = 1.65 V Max V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

# AC CHARACTERISTICS $t_r = t_f = 3.0$ ns (For Figures and Waveforms, See Figures 4, 5, and 6.)

Symbol	Parameter		V <sub>CC</sub> *	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$		Unit
			(V)	Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency		5.0	85	-	_	75	-	MHz
t <sub>PLH</sub>	Propagation Delay C	P to $\overline{\mathbb{Q}}_n$	5.0	2.0	-	10.5	1.5	11.5	ns
t <sub>PHL</sub>	Propagation Delay C	P to $\overline{\mathbb{Q}}_n$	5.0	1.5	-	9.5	1.5	10.5	ns
t <sub>PZH</sub>	Output Enable Time		5.0	1.5	-	9.0	1.5	9.5	ns
t <sub>PZL</sub>	Output Enable Time		5.0	1.5	-	8.5	1.0	9.5	ns
t <sub>PHZ</sub>	Output Disable Time		5.0	1.5	-	10.5	1.5	11.5	ns
t <sub>PLZ</sub>	Output Disable Time		5.0	1.5	-	8.0	1.0	8.5	ns

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V ±0.5 V

#### **AC OPERATING REQUIREMENTS**

Symbol	Parameter		V <sub>CC</sub> * (V)		Γ <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF	$T_A = -40$ °C to +85°C $C_L = 50$ pF	Unit
			(*)	Typ Guaranteed Minimum		teed Minimum	
t <sub>s</sub>	Setup Time, HIGH or LOW	D <sub>n</sub> to C <sub>P</sub>	5.0	_	2.5	3.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW	D <sub>n</sub> to C <sub>P</sub>	5.0	_	1.0	1.0	ns
t <sub>w</sub>	C <sub>P</sub> Pulse Width	HIGH or LOW	5.0	_	3.0	3.5	ns

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V ±0.3 V.

# **CAPACITANCE**

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	50	pF	V <sub>CC</sub> = 5.0 V


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74ACT564DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### **MARKING DIAGRAMS**

SOIC-20W




A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V ±0.5 V.

# **SWITCHING WAVEFORMS**






Figure 4.

Figure 5.





Figure 6.



\*Includes all probe and jig capacitance

Figure 7. Test Circuit






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


# SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
b	0.35	0.49				
С	0.23	0.32				
D	12.65	12.95				
E	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
A	0 °	7 °				

#### RECOMMENDED **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

# **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative