


300mA, Ultra-low noise, Small Package Ultra-Fast CMOS LDO Regulator

General Description

The LP3983S is designed for portable RF and wireless applications with demanding performance and space requirements. The LP3983S performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. A noise bypass pin is available for further reduction of output noise. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The LP3983S also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3983S consumes less than 0.01µA in shutdown mode and has fast turn-on time less than 50µs. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. It is available in SOT23-5 packages.

Order Information




Features

- Ultra-Low-Noise for RF Application
- ◆ 2V- 6V Input Voltage Range
- ◆ Low Dropout: 210mV @ 300mA
- ◆ 300mA Output Current, 550mA Peak Current
- ♦ High PSRR: -70dB at 217Hz
- ◆ < 0.1uA Standby Current When Shutdown
- ◆ Available in SOT23-5 Package
- Current Limiting and Thermal Shutdown Protection

Applications

- ♦ Portable Media Players/MP3 players
- ♦ Cellular and Smart mobile phone
- ♦ LCD
- ♦ DSC Sensor
- ♦ Wireless Card

Typical Application Circuit



Marking Information

Y:Production vear

Device	Marking	Package	Shipping
LP3983SAB5F-08	LPS	SOT23-5	3K/REEL
	1FYWX		
Marking indication:			

W:Production week X:Production batch

Page 1 of 8

LP3983S-07 May.-2018 Email: marketing@lowpowersemi.com www.lowpowersemi.com

Functional Pin Description


Package Type	Pin Configurations		
SOT23-5	EN GND VIN 3 2 1 (MARKING) 4 5 ADJ VOUT SOT23-5		

Pin Description

Pin	Name	Description
1	VIN	Power Input Voltage.
2	GND	Ground. OWERSEMI 信以景兰基豐體
3	EN	Chip Enable (Active High). There is an integrated pull low $1M\Omega$ resistor connected to GND when the control signal is floating.
4	ADJ	Adjustable pin.
5	VOUT	Output Voltage. V _{out} =V _{FB} × (1+R1/R2)

LP3983S-07 May.-2018

Function Diagram



Absolute Maximum Ratings

	Supply Input Voltage	7V
♦	EN Pin Voltage ower Dissipation, PD @ TA = 25°C	0.3V to Vin+0.3V
♦ Participation of the par	Maximum Power Dissipation (PD,TA=25°C)ackage Thermal Resistance	0.5W
	Thermal Resistance (JA)	195°C/W
	Thermal Resistance (JC)	60°C/W
\diamondsuit	Maximum Junction Temperature	150°C
	Maximum Soldering Temperature (at leads, 10 sec)	260°C
♦ Es	Storage Temperature Range SD Susceptibility	−65°C to 165°C
\Leftrightarrow	HBM (Human Body Mode)	2kV
♦ Real Property of the Pro	MM(Machine-Mode)ecommended Operating Conditions	200V
\Rightarrow	Supply Input Voltage	2V to 6V
	Operation Junction Temperature Range	−40°C to 125°C
	Operation Ambient Temperature Range	−40°C to 85°C

LP3983S-07 Ma




Electrical Characteristics


 $(V_{IN} = V_{OUT} + 1V, C_{IN} = C_{OUT} = 2.2 \mu F, C_{FB} = 22 pF, T_A = 25 ^{\circ} C, unless otherwise specified)$


Parar	neter	Symbol	Test Conditions	Min	Тур	Max	Units
Output Loading Current		ILOAD	V _{EN} =V _{IN} ,V _{IN} >2.5V	300			mA
Curren	t Limit	I _{LIM}	$R_{LOAD} = 1\Omega$		550		mA
Adjustable refere	•	V_{FB}	I _{OUT} =1mA	0.784	0.8	0.816	V
Quiescen	t Current	ΙQ	V _{EN} ≥ 1.2V, I _{OUT} = 0mA		100	130	μΑ
Drawaut	\ / alka ara	.,	I _{OUT} = 200mA, V _{OUT} > 2.8V		140	180	mV
Dropout	voltage	V_{DROP}	I _{OUT} = 300mA, V _{OUT} > 2.8V		210	270	mV
Line Regulation		ΔV_{LINE}	$V_{IN} = (V_{OUT} + 1V)$ to 5.5V, $I_{OUT} = 1mA$			0.2	%
Load Re	Load Regulation		1mA < IOUT < 300mA			2	%
Standby	Standby Current		V _{EN} = GND, Shutdown		0.1	1	μΑ
EN Input B	EN Input Bias Current		V _{EN} = GND or V _{IN}	17.20	5	3	uA
EN	Logic-Low Voltage	VIL	V _{IN} =3V to 5.5V, Shutdown	干华	計	0.4	V
Threshold	Logic-High Voltage	V _{IH}	V _{IN} =3V to 5.5V, Start-Up	1.4		VIN+ 0.3	V
Output Noise Voltage			10Hz to 100kHz, I _{OUT} =200mA C _{OUT} =1μF		300		uVRMS
Power Supply f = 217H:		DODD	1 - 400 4		-70		dB
Rejection Rate	f = 1kHz	PSRR	I _{OUT} = 100mA		-58		dB
Thermal S		T _{SD}			150		°C


LP3983S-07 May.-2018

Typical Operating Characteristics









LP3983S-07


May.-2018

Email: marketing@lowpowersemi.com

Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3983S must be carefully selected for regulator stability and performance. Using a capacitor whose value is >1µF on the LP3983S input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3983S is designed specifically to work with low ESR ceramic output space-saving capacitor in and performance consideration. Using a ceramic capacitor whose value is at least $1\mu F$ with ESR is > $25m\Omega$ on the LP3983S output ensures stability. The LP3983S still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the V_{OUT} pin of the LP3983S and returned to a clean analog ground.

Start-up Function Enable Function



The LP3983S features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.4 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For to protecting the system, the LP3983S have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to V_{IN} to keep the LDO regulator in a continuously on state.

Feedback Capacitor

For adjustable version, connecting a 22pF between output pin and FB pin significantly reduces output voltage ripple, it is critical that the capacitor connection should be direct and PCB traces should be as short as possible.

The output voltage of LDO could be set by the formula below:

$$V_{out}=V_{FB} \times (1+R1/R2)$$

Considering the practical application, we may add a small capacitor with R1 in parallel which could be 22pF or 47pF.

LP3983S-07

May.-2018

018 Email: marketing@lowpowersemi.com

Thermal Considerations

Thermal protection limits power dissipation in LP3983S. When the operation junction temperature exceeds 150°C, the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by 25°C. For continue operation, do not exceed absolute maximum operation junction temperature 125°C.

The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3983S, where $T_{J(MAX)}$ is the maximum junction temperature of the die (125°C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance (θ_{JA} is layout dependent) for SOT23-5 package is 195°C/W.


 $P_{D(MAX)} = (125^{\circ}C-25^{\circ}C) / 195 = 500 \text{mW}$

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} .



Packaging Information

SOT23-5



Compleal	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.889	1.295	0.035	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.356	0.559	0.014	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-5 Surface Mount Package

LP3983S-07

May.-2018

Email: marketing@lowpowersemi.com