

EN25QH128A 128 Megabit Serial Flash Memory with 4Kbyte Uniform Sector

FEATURES

- Single power supply operation
- Full voltage range: 2.7-3.6 volt
- Serial Interface Architecture
- SPI Compatible: Mode 0 and Mode 3
- 128 M-bit Serial Flash
- 128 M-bit/16,384 K-byte/65,536 pages
- 256 bytes per programmable page
- Standard, Dual or Quad SPI
- Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
- Dual SPI: CLK, CS#, DQ₀, DQ₁, WP#, HOLD#
- Quad SPI: CLK, CS#, DQ₀, DQ₁, DQ₂, DQ₃
- High performance
- 104MHz clock rate for Standard SPI
- 104MHz clock rate for two data bits
- 80MHz clock rate for four data bits
- Burst Modes
- Continuous linear burst
- 8/16/32/64/128/256 linear burst with wraparound
- Low power consumption
- 12 mA typical active current
- 1 µA typical power down current
- Uniform Sector Architecture:
- 4096 sectors of 4-Kbyte
- 512 blocks of 32-Kbyte
- 256 blocks of 64-Kbyte
- Any sector or block can be erased individually

- Software and Hardware Write Protection:
- Write Protect all or portion of memory via software
- Enable/Disable protection with WP# pin
- High performance program/erase speed
- Page program time: 0.8ms typical
- Sector erase time: 50ms typical
- 32KB Block erase time 100ms typical
- 64KB Block erase time 200ms typical
- Chip erase time: 45 seconds typical
- Write Suspend and Write Resume
- Lockable 512 byte OTP security sector
- Support Serial Flash Discoverable Parameters (SFDP) signature
- Read Unique ID Number
- Minimum 100K endurance cycle
- Package Options
- 8 pins SOP 200mil body width
- 8 pins VSOP 200mil body width
- 8 contact VDFN (5x6mm)
- 8 contact VDFN (6x8mm)
- 8 pins PDIP
- 16 pins SOP 300mil body width
- 24 balls TFBGA (6x8mm)
- All Pb-free packages are compliant RoHS, Halogen-Free and REACH.

www.eonssi.com

• Industrial temperature Range


GENERAL DESCRIPTION

The EN25QH128A is a 128 Megabit (16,384 K-byte) Serial Flash memory, with enhanced write protection mechanisms. The EN25QH128A supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad I/O using SPI pins: Serial Clock, Chip Select, Serial DQ₀(DI), DQ₁(DO), DQ₂(WP#) and DQ₃(HOLD#). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual Output and 320MHz (80MHz x 4) for Quad Output when using the Dual/Quad I/O Fast Read instructions. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The EN25QH128A is designed to allow either single Sector/Block at a time or full chip erase operation. The EN25QH128A can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.




Figure.1 CONNECTION DIAGRAMS






Top View, Balls Facing Down



24 - Ball TFBGA



Figure 2. BLOCK DIAGRAM



Note:

1. DQ_0 and DQ_1 are used for Dual and Quad instructions.

2. $DQ_0 \sim DQ_3$ are used for Quad instructions.



Table 1. Pin Names

Symbol	Pin Name
CLK	Serial Clock Input
DI (DQ ₀)	Serial Data Input (Data Input Output 0) *1
DO (DQ ₁)	Serial Data Output (Data Input Output 1) *1
CS#	Chip Select
WP# (DQ ₂)	Write Protect (Data Input Output 2) *2
HOLD# (DQ ₃)	HOLD# pin (Data Input Output 3) *2
Vcc	Supply Voltage (2.7-3.6V)
Vss	Ground
NC	No Connect

Note:

1. DQ_0 and DQ_1 are used for Dual and Quad instructions.

2. $DQ_2 \sim DQ_3$ are used for Quad instructions.

SIGNAL DESCRIPTION

Serial Data Input, Output and IOs (DI, DO and DQ₀, DQ₁, DQ₂, DQ₃)

The EN25QH128A support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge CLK.

Dual and Quad SPI instruction use the bidirectional IO pins to serially write instruction, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.

Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO, or DQ_0 , DQ_1 , DQ_2 and DQ_3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

Hold (HOLD#)

The HOLD# pin allows the device to be paused while it is actively selected. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). The hold function can be useful when multiple devices are sharing the same SPI signals. The HOLD# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ₃) for Quad I/O operation.

Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1, BP2 and BP3) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected. The WP# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ₂) for Quad I/O operation.



MEMORY ORGANIZATION

- The memory is organized as:
- 16,777,216 bytes
- Uniform Sector Architecture 256 blocks of 64-Kbyte 512 blocks of 32-Kbyte 4,096 sectors of 4-Kbyte 65,536 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.



Table 2.	Uniform Block Sector Architecture (1	1/4)
----------	--------------------------------------	------

Block	32K Block	Sector	Addres	s range	64K Block	32K Block	Sector	Addres	s range
	511	4095	FFF000h	FFFFFh		479	3839	EFF000h	EFFFFFh
255					239				
	510	4080	FF0000h	FF0FFFh		478	3824	EF0000h	EF0FFFh
	509	4079	FEF000h	FEFFFFh		477	3823	EEF000h	EEFFFFh
254					238				
	508	4064	FE0000h	FE0FFFh		476	3808	EE0000h	EE0FFFh
	507	4063	FDF000h	FDFFFFh		475	3807	EDF000h	EDFFFFh
253					237				
	506	4048	FD0000h	FD0FFFh		474	3792	ED0000h	ED0FFFh
	485	3887	F2F000h	F2FFFFh		453	3631	E2F000h	E2FFFFh
242	+00				226	+00			
	484	3872	F20000h	F20FFFh		452	3616	E20000h	E20FFFh
	483	3871	F1F000h	F1FFFh		451	3615	E1F000h	E1FFFFh
241	+00				225	401			
	482	3856	F10000h	F10FFFh		450	3600	E10000h	E10FFFh
	481	3855	F0F000h	F0FFFFh		449	3599	E0F000h	E0FFFFh
240					224	110			
	480	3840	F00000h	F00FFFh		448	3584	E00000h	E00FFFh
				·					
64K Block	32K Block	Sector	Addres	s range	64K Block	32K Block	Sector	Addres	-
	447	3583	DFF000h	DFFFFFh		415	3327	CFF000h	CFFFFFh
223	440				207				
	446	•						•	
		3568	DF0000h	DF0FFFh		414	3312	CF0000h	CF0FFFh
	445	3568 3567	DF0000h DEF000h	DF0FFFh DEFFFFh		414 413	3312 3311	CF0000h CEF000h	CF0FFFh CEFFFFh
222					206	413			
222	445 444	3567 : 3552	DEF000h E DE0000h	DEFFFFh E DE0FFFh	206		3311 : 3296	CEF000h E CE0000h	CEFFFFh CE0FFFh
		3567	DEF000h	DEFFFFh		413	3311	CEF000h	CEFFFFh
222 221	444 443	3567 : 3552	DEF000h E DE0000h	DEFFFFh E DE0FFFh	206 205	413 412 411	3311 : 3296	CEF000h E CE0000h	CEFFFFh ECE0FFFh CDFFFFh
221	444 443 442	3567 : 3552	DEF000h E DE0000h	DEFFFFh E DE0FFFh	205	413 412 411 410	3311 : 3296	CEF000h E CE0000h	CEFFFFh CE0FFFh
	444 443	3567 : 3552 3551 :	DEF000h E DE0000h DDF000h	DEFFFFh DE0FFFh DDFFFFh i		413 412 411	3311 : 3296 3295 :	CEF000h E CE0000h CDF000h	CEFFFFh ECE0FFFh CDFFFFh
221	444 443 442 	3567 : 3552 3551 :	DEF000h E DE0000h DDF000h	DEFFFFh DE0FFFh DDFFFFh i	205	413 412 411 410 	3311 : 3296 3295 :	CEF000h E CE0000h CDF000h	CEFFFFh ECE0FFFh CDFFFFh
221	444 443 442 	3567 : 3552 3551 : 3536 : :	DEF000h : DE0000h DDF000h : DD0000h :	DEFFFFh DE0FFFh DDFFFFh DDFFFFh DD0FFFh 	205	413 412 411 410 389	3311 : 3296 3295 : 3280 : :	CEF000h : CE0000h CDF000h : CD0000h :	CEFFFFh ECOFFFh CDFFFFh CD0FFFh CD0FFFh E
221	444 443 442 	3567 : 3552 3551 : 3536 : :	DEF000h : DE0000h DDF000h : DD0000h :	DEFFFFh DE0FFFh DDFFFFh DDFFFFh DD0FFFh 	205	413 412 411 410 	3311 : 3296 3295 : 3280 : 3119	CEF000h : CE0000h CDF000h : CD0000h :	CEFFFFh ECOFFFh CDFFFFh CD0FFFh CD0FFFh E
221	444 443 442 421	3567 : 3552 3551 : 3536 : 3375 : :	DEF000h : DE0000h DDF000h : DD0000h : D2F000h :	DEFFFFh DE0FFFh DDFFFFh DD0FFFh DD0FFFh D2FFFFh 	205	413 412 411 410 389	3311 : 3296 3295 : 3280 : 3119 : :	CEF000h : CE0000h CDF000h : CD0000h : C2F000h :	CEFFFFh CE0FFFh CDFFFFh CD0FFFh CD0FFFh C2FFFFh i
221	444 443 442 421 420 419	3567 : 3552 3551 : 3536 : 3375 : 3360	DEF000h DE0000h DDF000h DDF000h DD0000h DD0000h D2F000h D2F000h D20000h	DEFFFFh DE0FFFh DDFFFFh DD0FFFh D00FFFh D2FFFFh D20FFFh	205	413 412 411 410 389 388 388 387	3311 : 3296 3295 : 3280 : 3119 : 3014	CEF000h : CE0000h CDF000h : CD0000h : C2F000h : C2F000h	CEFFFFh CE0FFFh CDFFFFh CD0FFFh CD0FFFh C2FFFFh C20FFFh
221 : 210	444 443 442 421 420	3567 : 3552 3551 : 3536 : 3375 : 3360	DEF000h DE0000h DDF000h DDF000h DD0000h DD0000h D2F000h D2F000h D20000h	DEFFFFh DE0FFFh DDFFFFh DD0FFFh D00FFFh D2FFFFh D20FFFh	205 : 194	413 412 411 410 389 388	3311 : 3296 3295 : 3280 : 3119 : 3014	CEF000h : CE0000h CDF000h : CD0000h : C2F000h : C2F000h	CEFFFFh CE0FFFh CDFFFFh CD0FFFh CD0FFFh C2FFFFh C20FFFh
221 : 210	444 443 442 421 420 419	3567 : 3552 3551 : 3536 : 3375 : 3360 3359 : :	DEF000h DE0000h DDF000h DDF000h DD0000h DDF000h D2F000h D1F000h I	DEFFFFh DE0FFFh DDFFFFh DDFFFFh D0FFFFh D2FFFFh D20FFFh D1FFFFh 	205 : 194	413 412 411 410 389 388 388 387	3311 : 3296 3295 : 3280 : 3280 : 3119 : 3014 3103 : 3088 3087	CEF000h : CE0000h CDF000h : CD0000h : C2F000h : C2F000h C1F000h : :	CEFFFFh : CE0FFFh CDFFFFh : CD0FFFh : C2FFFFh : C20FFFh C1FFFFh : C10FFFh C0FFFFh
221 : 210	444 443 442 421 420 419 418	3567 : 3552 3551 : 3536 : 3375 : 3360 3359 : 3344	DEF000h DE0000h DDF000h DDF000h DD0000h D2F000h D2F000h D1F000h D1F000h D1F000h D1F000h	DEFFFFh DE0FFFh DDFFFFh DD0FFFh D00FFFh D2FFFFh D20FFFh D1FFFFh D10FFFh	205 : 194	413 412 411 410 389 388 388 387 388	3311 : 3296 3295 : 3280 : 3119 : 3014 3103 : 3088	CEF000h : CE0000h CDF000h : CD0000h : C2F000h : C20000h C1F000h : C1F000h	CEFFFFh CE0FFFh CDFFFFh CD0FFFh C20FFFh C20FFFh C20FFFh C1FFFFh C1FFFFh



Table 2.	Uniform Block Sector Architecture (2	2/4)
----------	--------------------------------------	------

64K Block	32K Block	Sector	Addres	s range	64K Block	32K Block	Sector	Addres	s range
	383	3071	BFF000h	BFFFFFh		351	2815	AFF000h	AFFFFFh
191					175				
	382	3056	BF0000h	BF0FFFh		350	2800	AF0000h	AF0FFFh
	382	3055	BEF000h	BEFFFFh		349	2799	AEF000h	AEFFFFh
190				1	174				
	380	3040	BE0000h	BE0FFFh		348	2784	AE0000h	AE0FFFh
	379	3039	BDF000h	BDFFFFh		347	2783	ADF000h	ADFFFFh
189					173				
	378	3024	BD0000h	BD0FFFh		346	2768	AD0000h	AD0FFFh
	357	2863	B2F000h	B2FFFFh		325	2607	A2F000h	A2FFFFh
178					162				
	356	2848	B20000h	B20FFFh		324	2592	A20000h	A20FFFh
	355	2847	B1F000h	B1FFFFh		323	2591	A1F000h	A1FFFFh
177					161				
	354	2832	B10000h	B10FFFh		322	2576	A10000h	A10FFFh
	353	2831	B0F000h	B0FFFFh		321	2575	A0F000h	A0FFFFh
176				:	160				
	352	2816	B00000h	B00FFFh		320	2560	A00000h	A00FFFh
64K	32K				64K	32K			
64K Block	32K Block	Sector		s range	64K Block	32K Block	Sector		s range
Block		Sector 2559	Addres 9FF000h	s range 9FFFFFh	Block		Sector 2303	Addres 8FF000h	s range 8FFFFFh
	Block 319	2559	9FF000h	9FFFFh		Block 287	2303	8FF000h	8FFFFFh
Block	Block	2559 : 2544	9FF000h 	9FFFFh 	Block	Block	2303 : 2288	8FF000h 	8FFFFh E 8F0FFFh
Block 159	Block 319	2559 :	9FF000h	9FFFFh	Block 143	Block 287	2303	8FF000h	8FFFFFh
Block	Block 319 318 317	2559 2544 2543 	9FF000h 	9FFFFh 	Block	Block 287 286 285	2303 : 2288 2287 : :	8FF000h 	8FFFFh E 8F0FFFh 8EFFFFh
Block 159	Block 319 318 317 316	2559 2544 2543 2528	9FF000h 	9FFFFFh 	Block 143	Block 287 286 285 284	2303 : 2288 2287 : 2272	8FF000h 	8FFFFFh BF0FFFh 8EFFFFh BEFFFFh
Block 159 158	Block 319 318 317	2559 2544 2543 	9FF000h 	9FFFFh 	Block 143 142	Block 287 286 285	2303 : 2288 2287 : :	8FF000h 	8FFFFh E 8F0FFFh 8EFFFFh
Block 159	Block 319 318 317 316 315	2559 2544 2543 2528 2527 	9FF000h 	9FFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9DFFFFh 1	Block 143	Block 287 286 285 284 283	2303 	8FF000h 	8FFFFFh BFOFFFh 8EFFFFh BEOFFFh 8DFFFFh
Block 159 158 157	Block 319 318 317 316	2559 2544 2543 2528 2527 2512	9FF000h 	9FFFFFh 	Block 143 142 141	Block 287 286 285 284	2303 	8FF000h 	8FFFFFh BF0FFFh 8EFFFFh BEFFFFh
Block 159 158	Block 319 318 317 316 315	2559 2544 2543 2528 2527 	9FF000h 	9FFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9DFFFFh 9D0FFFFh 1 9D0FFFh	Block 143 142	Block 287 286 285 284 283	2303 	8FF000h 	8FFFFFh BFOFFFh 8EFFFFh BEOFFFh 8DFFFFh
Block 159 158 157	Block 319 318 317 316 315	2559 2544 2543 2528 2527 2512 2351	9FF000h 	9FFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9DFFFFh 1	Block 143 142 141	Block 287 286 285 284 283	2303 : 2288 2287 : 2272 2271 : 2271 : 2256 : 2095	8FF000h 	8FFFFFh BFOFFFh 8EFFFFh BEOFFFh 8DFFFFh
Block 159 158 157	Block 319 318 317 316 315 314 : 293	2559 2544 2543 2528 2527 2512 2512 	9FF000h 	9FFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9DFFFFh 9D0FFFFh 1 9D0FFFh	Block 143 142 141	Block 287 286 285 284 283 282 : 261	2303 : 2288 2287 : 2272 2271 : 2271 : 2256 : :	8FF000h 	8FFFFh BF0FFFh 8EFFFFh BE0FFFh 8DFFFFh BD0FFFh BD0FFFh
Block 159 158 157	Block 319 318 317 316 315 314	2559 2544 2543 2528 2527 2512 2351 2336	9FF000h 	9FFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9DFFFFh 9D0FFFFh 1 9D0FFFh	Block 143 142 141	Block 287 286 285 284 283 282 .	2303 : 2288 2287 : 2272 2271 : 2271 : 2256 : 2095	8FF000h 	8FFFFh BF0FFFh 8EFFFFh BE0FFFh 8DFFFFh BD0FFFh BD0FFFh
Block 159 158 157	Block 319 318 317 316 315 314 : 293	2559 2544 2543 2528 2527 2512 2351 	9FF000h 	9FFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9DFFFFh 9D0FFFFh 92FFFFh 1 92FFFFh	Block 143 142 141	Block 287 286 285 284 283 282 : 261	2303 	8FF000h 	8FFFFFh BFOFFFh 8EFFFFh BEOFFFh 8DFFFFh BDOFFFh B2FFFFh E
Block 159 158 157	Block 319 318 317 316 315 314 : 293 292 291	2559 2544 2543 2528 2527 2512 2351 2336	9FF000h 	9FFFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9D0FFFFh 9D0FFFh 92FFFFh 920FFFh	Block 143 142 141	Block 287 286 285 284 283 282 : 261 260 259	2303 : 2288 2287 : 2272 2271 : 2271 : 2256 : 2095 : 2095 : 2080	8FF000h 	8FFFFFh BFOFFFh 8EFFFFh BEOFFFh BDFFFFh BDOFFFh B2FFFFh B2FFFFh B2FFFFh
Block 159 158 157	Block 319 318 317 316 315 314 : 293 292	2559 2544 2543 2528 2527 2512 2351 2336 2335 2320	9FF000h	9FFFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9D0FFFFh 9D0FFFFh 920FFFFh 920FFFFh 910FFFFh 910FFFFh	Block 143 142 141	Block 287 286 285 284 283 282 261 260	2303 	8FF000h 	8FFFFFh BFOFFFh 8EFFFFh BEOFFFh BDFFFFh BDOFFFh B2FFFFh B2FFFFh B2FFFFh
Block 159 158 157	Block 319 318 317 316 315 314 : 293 292 291	2559 2544 2543 2528 2527 2512 2351 2336 2335 	9FF000h 	9FFFFh 9F0FFFh 9E0FFFh 9E0FFFh 9D0FFFh 9D0FFFh 92FFFFh 920FFFh 91FFFFh 91FFFFh	Block 143 142 141	Block 287 286 285 284 283 282 : 261 260 259	2303 : 2288 2287 : 2272 2271 : 2256 : 2095 : 2095 : 2080 2079 : :	8FF000h 	8FFFFh BF0FFFh 8EFFFFh BE0FFFh BDFFFFh BD0FFFh B2FFFFh B20FFFh B20FFFh B1FFFFh B1FFFFh
Block 159 158 157	Block 319 318 317 316 315 314 293 292 291 290	2559 2544 2543 2528 2527 2512 2351 2336 2335 2320	9FF000h	9FFFFFh 9F0FFFh 9EFFFFh 9E0FFFh 9D0FFFFh 9D0FFFFh 920FFFFh 920FFFFh 910FFFFh 910FFFFh	Block 143 142 141	Block 287 286 285 284 283 282 261 260 259 258	2303 	8FF000h 	8FFFFFh



Table 2.	Uniform Block Sector Architecture (3	3/4)
----------	--------------------------------------	------

64K Block	32K Block	Sector	Addres	s range	64K Block	32K Block	Sector	Addres	s range	
	255	2047	7FF000h	7FFFFFh		223	1791	6FF000h	6FFFFFh	
127					111					
	254	2032	7F0000h	7F0FFFh		222	1776	6F0000h	6F0FFFh	
	253	2031	7EF000h	7EFFFFh		221	1775	6EF000h	6EFFFFh	
126					110					
	252	2016	7E0000h	7E0FFFh		220	1760	6E0000h	6E0FFFh	
	251	2015	7DF000h	7DFFFFh	h 219	219	1759	6DF000h	6DFFFFh	
125					109					
	250	2000	7D0000h	7D0FFFh		218	1744	6D0000h	6D0FFFh	
	229	1839	72F000h	72FFFFh		197	1583	62F000h	62FFFFh	
114					98					
	228	1824	720000h	720FFFh		196	1568	620000h	620FFFh	
	227	1823	71F000h	71FFFFh		195	1567	61F000h	61FFFFh	
113					97					
	226	1808	710000h	710FFFh		194	1552	610000h	610FFFh	
	225	1807	70F000h	70FFFFh		193	1551	60F000h	60FFFFh	
112					96					
	224	1792	700000h	700FFFh		192	1536	600000h	600FFFh	
64K	32K	Sector	Addroo	o rongo	64K	32K	Sector	Addroo	0 10000	
Block			Address range					Address range		
DIOCK	Block			-	Block	Block				
	Block 191	1535	5FF000h	5FFFFFh		Block 159	1279	4FF000h	4FFFFFh	
95	191	1535	5FF000h	5FFFFFh	Block 79	159	1279	4FF000h	4FFFFFh	
		1535 : 1520	5FF000h : 5F0000h	5FFFFh 			1279 : 1264	4FF000h 	4FFFFh 	
95	191	1535	5FF000h	5FFFFFh	79	159	1279	4FF000h	4FFFFFh	
	191 190 189	1535 : 1520 1519 : :	5FF000h 	5FFFFh 		159 158 157	1279 : 1264 1263 :	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 	
95	191 190	1535 1520 1519 1504	5FF000h 	5FFFFFh 	79	159 158	1279 1264 1263 1248	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh i 4E0FFFh	
95 94	191 190 189	1535 : 1520 1519 : :	5FF000h 	5FFFFh 	79 78	159 158 157	1279 : 1264 1263 :	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 	
95	191 190 189 188 187	1535 : 1520 1519 : 1504 1503 : :	5FF000h 	5FFFFFh 5F0FFFh 5EFFFFh 5E0FFFh 5DFFFFh	79	159 158 157 156 155	1279 : 1264 1263 : 1248 1247 : :	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4E0FFFh 4DFFFFh i	
95 94 93	191 190 189 188 187 186	1535 1520 1519 1504	5FF000h 	5FFFFFh 	79 78 77	159 158 157 156 155 154	1279 1264 1263 1248	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh i 4E0FFFh	
95 94	191 190 189 188 187	1535 : 1520 1519 : 1504 1503 : 1488 : :	5FF000h 	5FFFFFh 5F0FFFh 5EFFFFh 5E0FFFh 5DFFFFh 5DFFFFh 5D0FFFh 1	79 78	159 158 157 156 155	1279 : 1264 1263 : 1248 1247 : :	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4E0FFFh 4DFFFFh 4D0FFFh 1 4D0FFFh	
95 94 93	191 190 189 188 187 186	1535 : 1520 1519 : 1504 1503 : :	5FF000h 	5FFFFFh 5F0FFFh 5EFFFFh 5E0FFFh 5DFFFFh	79 78 77	159 158 157 156 155 154	1279 : 1264 1263 : 1248 1247 : 1232 : 1071	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4E0FFFh 4DFFFFh i	
95 94 93	191 190 189 188 187 186 165	1535 : 1520 1519 : 1504 1503 : 1488 : :	5FF000h 	5FFFFFh 5F0FFFh 5EFFFFh 5E0FFFh 5DFFFFh 5DFFFFh 5D0FFFh 1	79 78 77	159 158 157 156 155 154	1279 : 1264 1263 : 1248 1247 : 1232 : :	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4E0FFFh 4DFFFFh 4D0FFFh 1 4D0FFFh	
95 94 93 	191 190 189 188 187 186 	1535 : 1520 1519 : 1504 1503 : 1488 : 1327 : 1312	5FF000h 	5FFFFFh	79 78 77 <u>:</u>	159 158 157 156 155 154	1279 : 1264 1263 : 1248 1247 : 1232 : 1071 : 1056	4FF000h 	4FFFFh 	
95 94 93 	191 190 189 188 187 186 165	1535 1520 1519 1504 1503 1488 1327 1312 1311	5FF000h 	5FFFFh	79 78 77 <u>:</u>	159 158 157 156 155 154	1279 1264 1263 1248 1247 1232 1071 1056 1055	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4E0FFFh 4DFFFFh 4D0FFFh 1 42FFFFh 1 42FFFFh	
95 94 93 	191 190 189 188 187 186 … 165 164 163	1535 : 1520 1519 : 1504 1503 : 1488 : 1327 : 1312	5FF000h 	5FFFFFh	79 78 77 <u>:</u>	159 158 157 156 155 154 133 132 131	1279 : 1264 1263 : 1248 1247 : 1232 : 1071 : 1056	4FF000h 	4FFFFh 	
95 94 93 82	191 190 189 188 187 186 165 164	1535 1520 1519 1504 1503 1488 1327 1312 1311 1296	5FF000h 	5FFFFFh	79 78 77 <u>:</u> 66	159 158 157 156 155 154 : 133 132	1279 i 1264 1263 i 1248 1247 i 1232 i 1071 i 1056 1055 i 1040	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4EFFFFh 4DFFFFh 4D0FFFh 4D0FFFh 420FFFh 420FFFh 41FFFFh 410FFFh 110FFFh	
95 94 93 <u>:</u> 82 81	191 190 189 188 187 186 … 165 164 163	1535 1520 1519 1504 1503 1488 1327 1312 1311 1296 1295	5FF000h 	5FFFFFh	79 78 77 <u>:</u> 66 65	159 158 157 156 155 154 133 132 131	1279 1264 1263 1248 1247 1232 1071 1056 1055 1040 1039	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4EFFFFh 4D0FFFh 4D0FFFh 4D0FFFh 420FFFh 420FFFh 410FFFh 410FFFh 40FFFh 40FFFh	
95 94 93 82	191 190 189 188 187 186 165 164 163 162	1535 1520 1519 1504 1503 1488 1327 1312 1311 1296	5FF000h 	5FFFFFh	79 78 77 <u>:</u> 66	159 158 157 156 155 154 : 133 132 131 130	1279 i 1264 1263 i 1248 1247 i 1232 i 1071 i 1056 1055 i 1040	4FF000h 	4FFFFh 4F0FFFh 4EFFFFh 4EFFFFh 4DFFFFh 4D0FFFh 4D0FFFh 420FFFh 420FFFh 41FFFFh 410FFFh 110FFFh	



64K Block	32K Block	Sector	Addres	s range
	127	4095	FFF000h	FFFFFFh
63				
	126	4080	FF0000h	FF0FFFh
	125	4079	FEF000h	FEFFFFh
62	101			
	124	4064	FE0000h	FE0FFFh
	123	4063	FDF000h	FDFFFFh
61	122			
		4048	FD0000h	FD0FFFh
	101	815	32F000h	32FFFFh
50				
	100	800	320000h	320FFFh
	99	799	31F000h	31FFFFh
49				
	98	784	310000h	310FFFh
	97	783	30F000h	30FFFFh
48	00			
	96	768	300000h	300FFFh
64K	32K			
64K Block	32K Block	Sector	Addres	s range
Block	-	Sector 511	Addres	s range 1FFFFFh
-	Block 63			-
Block	Block	511 : 496	1FF000h 	1FFFFh i 1F0FFFh
Block 31	Block 63	511 :	1FF000h	1FFFFFh
Block	Block 63 62 61	511 	1FF000h 	1FFFFFh i 1F0FFFh 1EFFFFh i
Block 31	Block 63 62	511 496 495 480	1FF000h 	1FFFFFh i 1F0FFFh 1EFFFFh i 1E0FFFh
Block 31 30	Block 63 62 61	511 	1FF000h 	1FFFFFh i 1F0FFFh 1EFFFFh i
Block 31	Block 63 62 61 60 59	511 	1FF000h 	1FFFFFh 1F0FFFh 1EFFFFh 1E0FFFh 1DFFFFh
Block 31 30 29	Block 63 62 61 60 59 58	511 496 495 480 479 464	1FF000h 	1FFFFFh i 1F0FFFh 1EFFFFh i 1E0FFFh 1DFFFFh i 1D0FFFh
Block 31 30	Block 63 62 61 60 59	511 	1FF000h 	1FFFFFh 1F0FFFh 1EFFFFh 1E0FFFh 1DFFFFh 1D0FFFFh
Block 31 30 29	Block 63 62 61 60 59 58	511 496 495 480 479 464	1FF000h 	1FFFFFh i 1F0FFFh 1EFFFFh i 1E0FFFh 1DFFFFh i 1D0FFFh
Block 31 30 29	Block 63 62 61 60 59 58 37	511 	1FF000h 	1FFFFFh 1F0FFFh 1EFFFFh 1E0FFFh 1DFFFFh 1D0FFFFh
Block 31 30 29	Block 63 62 61 60 59 58 ⋮	511 496 495 480 479 464 303 288	1FF000h 	1FFFFFh 1F0FFFh 1E0FFFh 1E0FFFh 1D0FFFFh 1D0FFFFh 120FFFFh 120FFFFh
Block 31 30 29 18	Block 63 62 61 60 59 58 37	511 496 495 480 479 464 303 288 287	1FF000h 	1FFFFFh 1F0FFFh 1EFFFFh 1E0FFFh 1D0FFFFh 12FFFFh 12FFFFh
Block 31 30 29	Block 63 62 61 60 59 58 37 36 35	511 	1FF000h 	1FFFFFh
Block 31 30 29 18	Block 63 62 61 60 59 58 ⋮ 37 36	511 	1FF000h 1F0000h 1EF000h 1EF000h 1E0000h 1DF000h 1DF000h 12F000h 12F000h 1110000h 1110000h	1FFFFFh 1F0FFFh 1E0FFFh 1E0FFFh 1D0FFFh 1D0FFFh 12FFFFh 120FFFh 110FFFFh 110FFFFh 110FFFFh
Block 31 30 29 18 17	Block 63 62 61 60 59 58 37 36 35	511 	1FF000h 	1FFFFFh
Block 31 30 29 18	Block 63 62 61 60 59 58 37 36 35 34	511 	1FF000h 1F0000h 1EF000h 1EF000h 1E0000h 1DF000h 1DF000h 12F000h 12F000h 1110000h 1110000h	1FFFFFh IFOFFFh 1EFFFFh IEOFFFh IDFFFFh IDFFFFh IDOFFFh I12FFFFh I120FFFh I120FFFh I110FFFh I110FFFh

Table 2. Uniform Block Sector Architecture (4/4)

64K Block	32K Block	Sector	Address range		
	95	767	2FF000h	2FFFFFh	
47					
	94	752	2F0000h	2F0FFFh	
	93	751	2EF000h	2EFFFFh	
46					
	92	736	2E0000h	2E0FFFh	
	91	735	2DF000h	2DFFFFh	
45	-				
	90	720	2D0000h	2D0FFFh	
	69	559	22F000h	22FFFFh	
34					
	68	544	220000h	220FFFh	
	67	543	21F000h	21FFFFh	
33	-				
	66	528	210000h	210FFFh	
	65	527	20F000h	20FFFFh	
32					
	64	512	200000h	200FFFh	

64K Block	32K Block	Sector	Address range		
	31	255	0FF000h	0FFFFFh	
15					
	30	240	0F0000h	0F0FFFh	
	29	239	0EF000h	0EFFFFh	
14					
	28	224	0E0000h	0E0FFFh	
	27	223	0DF000h	0DFFFFh	
13					
	26	208	0D0000h	0D0FFFh	
	5	47	02F000h	02FFFFh	
2					
	4	32	020000h	020FFFh	
	3	31	01F000h	01FFFFh	
1					
	2	16	010000h	010FFFh	
	1	15	00F000h	00FFFFh	
0					
	0	0	000000h	000FFFh	




OPERATING FEATURES

Standard SPI Modes

The EN25QH128A is accessed through a SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. Data output on the DO pin is clocked out on the falling edge of CLK.

Figure 3. SPI Modes



Dual SPI Instruction


The EN25QH128A supports Dual SPI operation when using the "Dual Output Fast Read and Dual I/O Fast Read " (3Bh and BBh) instructions. These instructions allow data to be transferred to or from the Serial Flash memory at two to three times the rate possible with the standard SPI. The Dual Read instructions are ideal for quickly downloading code from Flash to RAM upon power-up (code-shadowing) or for application that cache code-segments to RAM for execution. The Dual output feature simply allows the SPI input pin to also serve as an output during this instruction. When using Dual SPI instructions the DI and DO pins become bidirectional I/O pins; DQ_0 and DQ_1 . All other operations use the standard SPI interface with single output signal.

Quad I/O SPI Modes

The EN25QH128A supports Quad input / output operation when using the Quad I/O Fast Read (EBh). This instruction allows data to be transferred to or from the Serial Flash memory at four to six times the rate possible with the standard SPI. The Quad Read instruction offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or for application that cache code-segments to RAM for execution. When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ_0 and DQ_1 , and the WP# and HOLD# pins become DQ_2 and DQ_3 respectively.



Figure 4. Quad I/O SPI Modes



Full Quad SPI Modes (QPI)

The EN25QH32A also supports Full Quad SPI Mode (QPI) function while using the Enable Quad Peripheral Interface mode (EQPI) (38h). When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ_0 and DQ_1 and the WP# and HOLD# pins become DQ_2 and DQ_3 respectively.




Figure 5. Full Quad SPI Modes



Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration t_{PP}).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in consecutive addresses on the same page of memory.

Sector Erase, Half Block Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, half a block at a time using the Half Block Erase (HBE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration t_{SE} , t_{HBE} , t_{BE} or t_{CE}). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, HBE, BE or CE) can be achieved by not waiting for the worst case delay (t_W , t_{PP} , t_{SE} , t_{HBE} , t_{BE} or t_{CE}). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, and Write Status Register). The device then goes into the Stand-by Power mode. The device consumption drops to I_{CC1} .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to I_{CC2} . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.



Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the EN25QH128A provides the following data protection mechanisms:

- Power-On Reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 Power-up
 - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Half Block Erase (HBE) / Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as readonly. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).

Statu	us Regi	ster Co	ntent		tent		
BP3 Bit	BP2 Bit	BP1 Bit	BP0 Bit	Protect Areas	Protect Areas Addresses Den		Portion
0	0	0	0	None	None	None	None
0	0	0	1	Block 255	FF0000h-FFFFFFh	64KB	Upper 1/256
0	0	1	0	Block 254 to 255	FE0000h-FFFFFFh	128KB	Upper 2/256
0	0	1	1	Block 252 to 255	FC0000h-FFFFFFh	256KB	Upper 4/256
0	1	0	0	Block 248 to 255	F80000h-FFFFFFh	512KB	Upper 8/256
0	1	0	1	Block 240 to 255	F00000h-FFFFFFh	1024KB	Upper 16/256
0	1	1	0	Block 224 to 255	E00000h-FFFFFFh	2048KB	Upper 32/256
0	1	1	1	All	000000h-FFFFFFh	16384KB	All
1	0	0	0	None	None	None	None
1	0	0	1	Block 0	000000h-00FFFFh	64KB	Lower 1/256
1	0	1	0	Block 0 to 1	000000h-01FFFFh	128KB	Lower 2/256
1	0	1	1	Block 0 to 3	000000h-03FFFFh	256KB	Lower 4/256
1	1	0	0	Block 0 to 7	000000h-07FFFFh	512KB	Lower 8/256
1	1	0	1	Block 0 to 15	000000h-0FFFFh	1024KB	Lower 16/256
1	1	1	0	Block 0 to 31	000000h-1FFFFFh	2048KB	Lower 32/256
1	1	1	1	All	000000h-FFFFFFh	16384KB	All

Table 3. Protected Area Sizes Sector Organization





INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Input/Output FAST_READ (EBh), Read Status Register (RDSR), Read Information Register (RDIFR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Half Block Erase (HBE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

In the case of multi-byte commands of Page Program (PP), and Release from Deep Power Down (RES) minimum number of bytes specified has to be given, without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE, HBE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.



Table 4A. Instruction Set

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
EQPI	38h						
RSTQIO ⁽²⁾ Release Quad I/O or Fast Read Enhanced Mode	FFh						
RSTEN	66h						
RST ⁽¹⁾	99h						
Write Enable	06h						
Write Disable / Exit OTP mode	04h						
Read Status Register	05h	(S7-S0) ⁽³⁾					continuous ⁽⁴⁾
Read Information Register	2Bh	(S7-S0) ⁽³⁾					continuous ⁽⁴⁾
Write Status Register	01h	S7-S0					
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Write Suspend	B0h						
Write Resume	30h						
Sector Erase / OTP erase	20h	A23-A16	A15-A8	A7-A0			
32KB Half Block Erase (HBE)	52h	A23-A16	A15-A8	A7-A0			
64K Block Erase	D8h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(5)
Release from Deep Power-down							
Manufacturer/ Device ID	90h	dummy	dummy	00h 01h	(M7-M0) (ID7-ID0)	(ID7-ID0) (M7-M0)	(6)
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(7)		
Enter OTP mode	3Ah						
Read SFDP mode and Unique ID Number	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous

Notes:

RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
 Device accepts eight-clocks command in Standard SPI mode, or two-clocks command in Quad SPI mode

- 3. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin

- 4. The Status Register contents will repeat continuously until CS# terminate the instruction
 5. The Device ID will repeat continuously until CS# terminates the instruction
 6. The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminates the instruction. 00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID
 7. (M7-M0) : Manufacturer, (ID15-ID8) : Memory Type, (ID7-ID0) : Memory Capacity



Table 4B. Instruction Set (Read Instruction)

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0,) ⁽¹⁾	(one byte per 4 clocks, continuous)
Dual I/O Fast Read	BBh	A23-A8 ⁽²⁾	A7-A0, dummy ⁽²⁾	(D7-D0,) ⁽¹⁾			(one byte per 4 clocks, continuous)
Quad I/O Fast Read	EBh	A23-A0, dummy ⁽⁴⁾	(dummy, D7-D0) ⁽⁵⁾	(D7-D0,) ⁽³⁾			(one byte per 2 clocks, continuous)
Set Burst	C0h, (D7-D0) ⁽⁶⁾						,
Read Burst with wrap	0Ch, A23-A0,	dummy ⁽⁷⁾ , (D7-D0) ⁽³⁾	(D7-D0,) ⁽³⁾				(one byte per 2 clocks, continuous)

Notes:

1. Dual Output data

 $DQ_0 = (D6, D4, D2, D0)$

DQ₁ = (D7, D5, D3, D1)

2. Dual Input Address

 $DQ_0 = A22, A20, A18, A16, A14, A12, A10, A8$; A6, A4, A2, A0, dummy 6, dummy 4, dummy 2, dummy 0 $DQ_1 = A23, A21, A19, A17, A15, A13, A11, A9$; A7, A5, A3, A1, dummy 7, dummy 5, dummy 3, dummy 1

3. Quad Data

- $DQ_0 = (D4, D0, \dots)$ $DQ_1 = (D5, D1, \dots)$
- $DQ_2 = (D6, D2, \dots)$
- $DQ_3 = (D7, D3, \dots)$
- 4. Quad Input Address

 $\begin{array}{l} DQ_0 = A20, A16, A12, \quad A8, A4, A0, dummy \, 4, \, dummy \, 0 \\ DQ_1 = A21, \, A17, \, A13, \quad A9, \, A5, \, A1, \, dummy \, 5, \, dummy \, 1 \\ DQ_2 = A22, \, A18, \, A14, \, A10, \, A6, \, A2, \, dummy \, 6, \, dummy \, 2 \\ DQ_3 = A23, \, A19, \, A15, \, A11, \, A7, \, A3, \, dummy \, 7, \, dummy \, 3 \end{array}$

5. Quad I/O Fast Read Data

 DQ_0 = (dummy 12, dummy 8, dummy 4, dummy 0, D4, D0)

- $DQ_1 = ($ dummy 13, dummy 9, dummy 5, dummy 1, D5, D1)
- $DQ_2 = (dummy 14, dummy 10, dummy 6, dummy 2, D6, D2)$
- $DQ_3 = ($ dummy 15, dummy 11, dummy 7, dummy 3, D7, D3)

6. Set burst and Wrap Length

Table 5. Burst length configuration table

Data to setup	Burst length	Burst wrap (A[7:A0]) address range
00h	8 Bytes (default)	00-07H, 08-0FH, 10-17H, 18-1FH
01h	16 Bytes	00-0FH, 10-1FH, 20-2FH, 30-3FH
02h	32 Bytes	00-1FH, 20-3FH, 40-5FH, 60-7FH
03h	64 Bytes	00-3FH, 40-7FH, 80-BFH, C0-FFH
04h	128 Bytes	00-7FH, 80-FFH
05h	256 Bytes	00-FFH

If input data is not between 00h~05h or user does not Set Burst, the Burst length will be 8 Bytes in default.

7. Two dummy cycles (4 clocks) are necessary for Read Burst with Wrap mode.

8. Three dummy cycles (6 clocks) are necessary for Fast Read Burst with Wrap mode.

This Data Sheet may be revised by subsequent versions 17 ©2014 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



Table 6. Manufacturer and Device Identification

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			17h
90h	1Ch		17h
9Fh	1Ch	7018h	

Enable Quad Peripheral Interface mode (EQPI) (38h)

The Enable Quad Peripheral Interface mode (EQPI) instruction will enable the flash device for Quad SPI bus operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or "Reset Quad I/O instruction " instruction, as shown in Figure 6. The device did not support the Read Data Bytes (READ) (03h), Dual Output Fast Read (3Bh) and Dual Input/Output FAST_READ (BBh) modes while the Enable Quad Peripheral Interface mode (EQPI) (38h) turns on.




Figure 6. Enable Quad Peripheral Interface mode Sequence Diagram

Reset Quad I/O (RSTQIO) (FFh) or Release Quad I/O Fast Read Enhancement Mode (FFh)

The Reset Quad I/O instruction resets the device to 1-bit Standard SPI operation. To execute a Reset Quad I/O operation, the host drives CS# low, sends the Reset Quad I/O command cycle (FFh) then, drives CS# high. This command can't be used in Standard SPI mode.

User also can use the 0xFFh command to release the Quad I/O Fast Read Enhancement Mode. The detail description, please see the Quad I/O Fast Read Enhancement Mode section.

Note:

If the system is in the Quad I/O Fast Read Enhance Mode under QPI Mode, it is necessary to execute 0xFFh command by two times. The first 0xFFh command is to release Quad I/O Fast Read Enhance Mode, and the second 0xFFh command is to release QPI Mode.



Reset-Enable (RSTEN) (66h) and Reset (RST) (99h)

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

To reset the EN25QH128A the host drives CS# low, sends the Reset-Enable command (66h), and drives CS# high. Next, the host drives CS# low again, sends the Reset command (99h), and drives CS# high.

The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the Status register and the Information register to data = 00h, see Figure 7 for SPI Mode and Figure 7.1 for QPI Mode. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more software latency time (t_{SR}) than recovery from other operations. Please Figure 7.2.






Figure 7. Reset-Enable and Reset Sequence Diagram









Figure 7.2 Software Reset Recovery

This Data Sheet may be revised by subsequent versions19©2014 Eon Silicon Solution, Inc.,www.eonssi.comor modifications due to changes in technical specifications.191910



Software Reset Flow



Note:

- 1. Reset-Enable (RSTEN) (66h) and Reset (RST) (99h) commands need to match standard SPI or QPI (Full Quad) mode.
- 2. Continue (Enhance) EB mode need to use quad Reset-Enable (RSTEN) (66h) and quad Reset (RST) (99h) commands.
- 3. If user is not sure it is in SPI or Quad mode, we suggest to execute sequence as follows:
- Quad Reset-Enable (RSTEN) (66h) -> Quad Reset (RST) (99h) -> SPI Reset-Enable (RSTEN) (66h) -> SPI Reset (RST) (99h) to reset.
- 4. The reset command could be executed during embedded program and erase process, QPI mode and Continue EB mode to back to SPI mode.
- 5. This flow cannot release the device from Deep power down mode.
- 6. The Status Register Bit and Information register Bit will reset to default value after reset done.
- 7. If user reset device during erase, the embedded reset cycle software reset latency will take about 28us in worst case.



Write Enable (WREN) (06h)

The Write Enable (WREN) instruction (Figure 8) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Half Block Erase (HBE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.





Figure 8. Write Enable Instruction Sequence Diagram

Write Disable (WRDI) (04h)

The Write Disable instruction (Figure 9) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code "04h" into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Half Block Erase (HBE), Block Erase (BE) and Chip Erase instructions.

The instruction sequence is shown in Figure 9.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.










Figure 9.1 Write Enable/Disable Instruction Sequence in QPI Mode

Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 10.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 10. Read Status Register Instruction Sequence Diagram






Table 7. Status Register Bit Locations

S7		S6	S5	S4	S3	S2	S1	S0
SRP Status Register Protect	OTP_LOCK bit (note 1)	WHDIS (WP# and HOLD# disable)	BP3 (Block Protected bits)	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL (Write Enable Latch)	WIP (Write In Progress bit) (Note 3)
1 = status register write disable	1 = OTP sector is protected	1 = WP# and HOLD# disable 0 = WP# and HOLD# enable	(note 2)	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation
Non-vol	atile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note

1. In OTP mode, SRP bit is served as OTP_LOCK bit.

2. See the table "Protected Area Sizes Sector Organization".

The status and control bits of the Status Register are as follows:

WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3, BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Page Program (PP) Sector Erase (SE), Half Block Erase (HBE) and Block Erase (BE), instructions. The Block Protect (BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP3, BP2, BP1, BP0) bits are 0.



WHDIS bit. The WP# and Hold# Disable bit (WHDIS bit), non-volatile bit, it indicates the WP# and HOLD# are enabled or not. When it is "0" (factory default), the WP# and HOLD# are enabled. On the other hand, while WHDIS bit is "1", the WP# and HOLD# are disabled. No matter WHDIS is "0" or "1", the system can executes Quad Input/Output FAST_READ (EBh) or EQPI (38h) command directly. User can use Flash Programmer to set WHDIS bit as "1" and then the host system can let WP# and HOLD# keep floating in SPI mode.

SRP bit / OTP_LOCK bit. The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, this bit serves as OTP_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP_LOCK bit value is equal 0, after OTP_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP_LOCK bit can only be programmed once.

Note : In OTP mode, the WRSR command will ignore any input data and program OTP_LOCK bit to 1, user must clear the protect bits before enter OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

Read Information Register (RDIFR) (2Bh)

The Read Information Register (RDIFR) instruction is for reading the value of Information Register. The Read Information Register can be read at any time (even in program/erase/write status register condition) and continuously, as shown in Figure 11.

The sequence of issuing RDIFR instruction is: CS# goes low -> sending RDIFR instruction -> Information Register data out on DO -> CS# goes high.

The instruction sequence is shown in Figure 11.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 11. Read Information register Instruction Sequence Diagram






Figure 11.1 Read Information register Instruction Sequence in QPI Mode

Table 8. Information Register Bit Locations

S7	S6	S5	S4	S3	S2	S1	S0
Reserved bit	Erase Fail Flag	Program Fail Flag	WSP (Write Suspend Program bits)	WSE (Write Suspend Erase status bit)	OTP_LOC K bit		
	1 = indicate Erase failed 0 = normal Erase succeed (default = 0)	1 = indicate Program failed 0 = normal Program succeed (default = 0)	1 = Program suspended 0 = Program is not suspended	suspended	Reserved bit	1 = OTP sector is protected	Reserved bit
	volatile bit	volatile bit	volatile bit	volatile bit		non-volatile bit	-
	Read Only	Read Only	volatile bit			Read Only	

Note:

- 1. When executed the (RDIFR) (2Bh) command, the OTP_LOCK bit (S1) value is the same as OTP_LOCK bit (S7 / in OTP mode) in table 7.
- 2. Default at Power-up is "0"



The status and control bits of the Information Register are as follows:

Reserved bit. Information register bit locations 0, 2 and 7 are reserved for future use. Current devices will read 0 for these bit locations. It is recommended to mask out the reserved bit when testing the Suspend Status Register. Doing this will ensure compatibility with future devices.

OTP_LOCK bit. The OTP_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP_LOCK bit value is equal 0, after OTP_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP_LOCK bit can only be programmed once.

WSE bit. The Write Suspend Erase Status (WSE) bit indicates when an Erase operation has been suspended. The WSE bit is "1" after the host issues a suspend command during an Erase operation. Once the suspended Erase resumes, the WSE bit is reset to "0".

WSP bit. The Write Suspend Program Status (WSP) bit indicates when a Program operation has been suspended. The WSP is "1" after the host issues a suspend command during the Program operation. Once the suspended Program resumes, the WSP bit is reset to "0".

Program Fail Flag bit. While a program failure happened, the Program Fail Flag bit would be set. This bit will also be set when the user attempts to program a protected main memory region or a locked OTP region. This bit can indicate whether one or more of program operations fail, and can be reset by Program (PP) or Erase (SE, HBE, BE or CE) instructions.

Erase Fail Flag bit. While an erase failure happened, the Erase Fail Flag bit would be set. This bit will also be set when the user attempts to program a protected main memory region or a locked OTP region. This bit can indicate whether one or more of erase operations fail, and can be reset by Program (PP) or Erase (SE, HBE, BE or CE) instructions.

Note : For Program and Erase Flag bits,

- 1. The flag bits can be reset by power-on or that embedded mode was executed like WRSR, Erase or Program command.
- 2. If the system is trying to erase a locked block and then program a locked block. The erase fail or program fail flag bit will be high due to no successful Program, Erase or WRSE command.

Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).

The instruction sequence is shown in Figure 12. The Write Status Register (WRSR) instruction has no effect on S1 and S0 of the Status Register. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.



The instruction sequence is shown in Figure 12.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 12. Write Status Register Instruction Sequence Diagram




Figure 12.1 Write Status Register Instruction Sequence in QPI Mode



Read Data Bytes (READ) (03h)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency f_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 13. The first byte addresses can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 13. Read Data Instruction Sequence Diagram



Read Data Bytes at Higher Speed (FAST_READ) (0Bh)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency F_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

The instruction sequence is shown in Figure 14.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 14. Fast Read Instruction Sequence Diagram




Figure 14.1 Fast Read Instruction Sequence in QPI Mode

Dual Output Fast Read (3Bh)

The Dual Output Fast Read (3Bh) is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DQ_0 and DQ_1 , instead of just DQ_0 . This allows data to be transferred from the EN25QH128A at twice the rate of standard SPI devices. The Dual Output Fast Read instruction is ideal for quickly downloading code from to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Dual Output Fast Read instruction can operation at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy clocks after the 24-bit address as shown in Figure 15. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clock is "don't care". However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.






Figure 15. Dual Output Fast Read Instruction Sequence Diagram

Dual Input / Output FAST_READ (BBh)

The Dual I/O Fast Read (BBh) instruction allows for improved random access while maintaining two IO pins, DQ_0 and DQ_1 . It is similar to the Dual Output Fast Read (3Bh) instruction but with the capability to input the Address bits (A23-A0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

The Dual I/O Fast Read instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of CLK, and data of every two bits (interleave 2 I/O pins) shift out on the falling edge of CLK at a maximum frequency. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Dual I/O Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Dual I/O Fast Read instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit, as shown in Figure 16.






Figure 16. Dual Input / Output Fast Read Instruction Sequence Diagram



Quad Input / Output FAST_READ (EBh)

The Quad Input/Output FAST_READ (EBh) instruction is similar to the Dual I/O Fast Read (BBh) instruction except that address and data bits are input and output through four pins, DQ_0 , DQ_1 , DQ_2 and DQ_3 and six dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Input/Output FAST_READ (EBh) instruction enable quad throughput of Serial Flash in read mode. The address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency F_R . The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Input/Output FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Quad Input/Output FAST_READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing Quad Input/Output FAST_READ (EBh) instruction is: CS# goes low -> sending Quad Input/Output FAST_READ (EBh) instruction -> 24-bit address interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> 6 dummy cycles -> data out interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> to end Quad Input/Output FAST_READ (EBh) operation can use CS# to high at any time during data out, as shown in Figure 17.

The instruction sequence is shown in Figure 17.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 17. Quad Input / Output Fast Read Instruction Sequence Diagram






Figure 17.1. Quad Input / Output Fast Read Instruction Sequence in QPI Mode

Another sequence of issuing Quad Input/Output FAST_READ (EBh) instruction especially useful in random access is : CS# goes low -> sending Quad Input/Output FAST_READ (EBh) instruction -> 24-bit address interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> performance enhance toggling bit P[7:0] -> 4 dummy cycles -> data out interleave on DQ₃, DQ₂, DQ₁ and DQ₀ till CS# goes high -> CS# goes low (reduce Quad Input/Output FAST_READ (EBh) instruction) -> 24-bit access address, as shown in Figure 18.

In the performance – enhancing mode, P[7:4] must be toggling with P[3:0] ; likewise P[7:0] = A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next Quad Input/Output FAST_READ (EBh) instruction. Once P[7:4] is no longer toggling with P[3:0] ; likewise P[7:0] = FFh, 00h, AAh or 55h. And afterwards CS# is raised, the system then will escape from performance enhance mode and return to normal operation.

While Program/ Erase/ Write Status Register is in progress, Quad Input/Output FAST_READ (EBh) instruction is rejected without impact on the Program/ Erase/ Write Status Register current cycle.

The instruction sequence is shown in Figure 18.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 18. Quad Input/Output Fast Read Enhance Performance Mode Sequence Diagram



EN25QH128A




Figure 18.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence in QPI Mode



Set Burst (C0h)

The Set Burst command specifies the number of bytes to be output during a Read Bust command before the device wraps around. To set the burst length the host driver CS# low, sends the Set Burst command cycle (C0h) and one data cycle, then drivers CS# high. A cycle is two nibbles, or two clocks, long, most significant nibble first. After power-up or reset, the burst length is set to 8 bytes (00h), please refer to Table 9 for burst length data and Figure 19 for the sequence.

Table 9. Burst Length Data

Burst length	High Nibble (H0)	Low Nibble (L0)
8 Bytes (default)	0h	Oh
16 Bytes	0h	1h
32 Bytes	0h	2h
64 Bytes	0h	3h
128 Bytes	0h	4h
256 Bytes	0h	5h






Figure 19 Set Burst Instruction Sequence Diagram



Read Burst (0Ch)


To execute a Read Burst operation the host drivers CS# low, and sends the Read Burst command cycle (0Ch), followed by three address cycles and two dummy cycles (4 clocks). Each of cycle is consisted of two nibbles (clocks) long, most significant nibble first,

After the dummy cycle, the device outputs data on the falling edge of the CLK signal starting from the specific address location. The data output stream is continuous through all addresses until terminated by a low-to high transition of CS# signal.

During Read Burst, the internal address point automatically increments until the last byte of the burst reached, then jumps to first byte of the burst. All bursts are aligned to addresses within the bust length, see Table 10. For example, if the burst length is 8 bytes, and the start address is 06h, the burst sequence should be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05, 06, etc. The pattern would repeat until the command was terminated by pulling CS# as high status.

Burst wrap (A[7:A0]) address range
00-07H, 08-0FH, 10-17H, 18-1FH
00-0FH, 10-1FH, 20-2FH, 30-3FH
00-1FH, 20-3FH, 40-5FH, 60-7FH
00-3FH, 40-7FH, 80-BFH, C0-FFH
00-7FH, 80-FFH
00-FFH

Table 10. Burst Address Range





Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 21. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 21.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 21. Page Program Instruction Sequence Diagram






Figure 21.1 Program Instruction Sequence in QPI Mode

Write Suspend (B0h)

Write Suspend allows the interruption of Sector Erase, Half Block Erase, Block Erase or Page Program operations in order to erase, program, or read data in another portion of memory. When the 32KB half block erase operation is interrupted by Write Suspend, the read data in previous or next 32KB half block is not suggested. The original operation can be continued with Write Resume command. The instruction sequence is shown in Figure 22.

Only one write operation can be suspended at a time; if an operation is already suspended, the device will ignore the Write Suspend command. Write Suspend during Chip Erase is ignored; Chip Erase is not a valid command while a write is suspended.

Suspend to suspend ready timing: 20us.

Resume to another suspend timing: 1ms.




Figure 22. Write Suspend Instruction Sequence Diagram

This Data Sheet may be revised by subsequent versions40©2014 Eon Silicon Solution, Inc.,www.eonssi.comor modifications due to changes in technical specifications.40



Write Suspend During Sector Erase or Block Erase

Issuing a Write Suspend instruction during Sector Erase or Block Erase allows the host to program or read any sector that was not being erased. The device will ignore any programming commands pointing to the suspended sector(s). Any attempt to read from the suspended sector(s) will out put unknown data because the Sector or Block Erase will be incomplete.

To execute a Write Suspend operation, the host drives CS# low, sends the Write Suspend command cycle (B0h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. The Suspend Status register indicates that the erase has been suspended by changing the WSE bit from "0" to "1", but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the WIP bit in the Suspend Status register or wait after issue program suspend command, latency time 20us is needed before issue another command. For "Suspend to Read", "Resume to Read", "Resume to Suspend" timing specification please note Figure 23.1, 23.2 and 23.3.

Write Suspend During Page Programming

Issuing a Write Suspend instruction during Page Programming allows the host to erase or read any sector that is not being programmed. Erase commands pointing to the suspended sector(s) will be ignored. Any attempt to read from the suspended page will output unknown data because the program will be incomplete.

To execute a Write Suspend operation, the host drives CS# low, sends the Write Suspend command cycle (B0h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. The Suspend Status register indicates that the programming has been suspended by changing the WSP bit from "0" to "1", but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the WIP bit in the Suspend Status register or wait after issue program suspend command, latency time 20us is needed before issue another command. For "Suspend to Read", "Resume to Read", "Resume to Suspend" timing specification please note Figure 231, 23.2 and 23.3.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.





Figure 23.1 Suspend to Read Latency



Figure 23.2 Resume to Read Latency



This Data Sheet may be revised by subsequent versions 41 ©2014 Eon Silicon Solution, Inc., www.eonssi.cor or modifications due to changes in technical specifications.



Write Resume (30h)

Write Resume restarts a Write command that was suspended, and changes the suspend status bit in the Suspend Status register (WSE or WSP) back to "0".

The instruction sequence is shown in Figure 24. To execute a Write Resume operation, the host drives CS# low, sends the Write Resume command cycle (30h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. To determine if the internal, self-timed Write operation completed, poll the WIP bit in the Suspend Status register, or wait the specified time t_{SE} , t_{HBE} , t_{BE} or t_{PP} for Sector Erase, Half Block Erase, Block Erase, or Page Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write times t_{SE} , t_{HBE} , t_{BE} or t_{PP} . Resume to another suspend operation requires latency time of 1ms.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 24. Write Resume Instruction Sequence Diagram




Figure 24.1 Write Suspend/Resume Instruction Sequence in QPI Mode






Figure 25. Write Suspend/Resume Flow

Note:

- 1. The 'WIP' can be either checked by command '05h' polling.
- 2. 'Wait for write cycle' can be referring to maximum write cycle time or polling the WIP.
- 3. 'Wait for suspend delay' after issue program suspend command, latency time 20us is needed before issue another command or polling the WIP.
- 4. The 'WES' and 'WSE' can be checked by command '2Bh' polling.
- 5. 'Suspend done' means the chip can do further operations allowed by suspend spec.



Sector Erase (SE) (20h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 26. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 28.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 26. Sector Erase Instruction Sequence Diagram

32KB Half Block Erase (HBE) (52h)

The Half Block Erase (HBE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Half Block Erase (HBE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Half Block Erase (HBE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 27. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Half Block Erase (HBE) instruction is not



executed. As soon as Chip Select (CS#) is driven High, the self-timed Half Block Erase cycle (whose duration is t_{HBE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Half Block Erase (HBE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 28.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 27. 32KB Half Block Erase Instruction Sequence Diagram

64KB Block Erase (BE) (D8h)

The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).


The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 28. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 28.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.










Figure 28.1 Half Block/Block/Sector Erase Instruction Sequence in QPI Mode

Chip Erase (CE) (C7h/60h)

The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

This Data Sheet may be revised by subsequent versions 46 ©2014 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



The instruction sequence is shown in Figure 29. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is t_{CE}) is

initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP3, BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more blocks are protected.

The instruction sequence is shown in Figure 29.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.





Figure 29. Chip Erase Instruction Sequence Diagram



This Data Sheet may be revised by subsequent versions 47 ©2014 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.





Deep Power-down (DP) (B9h)

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.

Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from I_{CC1} to I_{CC2} , as specified in Table 16.)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 30. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS# ______ tDP _____ Mode 3 _____ tDP _____ Mode 3 _____ Mode 0 ______ Mode 0 _______ Mode 0 ______

Figure 30. Deep Power-down Instruction Sequence Diagram

Release from Deep Power-down and Read Device ID (RDI)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.

When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 31. After the time duration of t_{RES1} (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the t_{RES1} time duration.



When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 32. The Device ID value for the EN25QH128A are listed in Table 5. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by t_{RES2} , and Chip Select (CS#) must remain High for at least t_{RES2}

(max), as specified in Table 18. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.




Figure 31. Release Power-down Instruction Sequence Diagram




Figure 32. Release Power-down / Device ID Instruction Sequence Diagram

This Data Sheet may be revised by subsequent versions 49 ©2014 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 33. The Device ID values for the EN25QH128A are listed in Table 5. If the 24-bit address is initially set to 000001h the Device ID will be read first

The instruction sequence is shown in Figure 33.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 33. Read Manufacturer / Device ID Diagram






Figure 33.1. Read Manufacturer / Device ID Diagram in QPI Mode



Read Identification (RDID) (9Fh)

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte.

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The instruction sequence is shown in Figure 34. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

The instruction sequence is shown in Figure 34.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 34. Read Identification (RDID)

EN25QH128A






Figure 34.1. Read Identification (RDID) in QPI Mode

Enter OTP Mode (3Ah)

This Flash has an extra 512 bytes OTP sector, user must issue ENTER OTP MODE command to read, program or erase OTP sector. After entering OTP mode, the OTP sector is mapping to sector 4095, **SRP bit** becomes OTP_LOCK bit and can be read with RDSR command. The Chip Erase, Bank Erase and Half Bank Erase commands are also disabled.

In OTP mode, user can read other sectors, but program/erase other sectors only allowed when OTP_LOCK bit equal to '0'.

WRSR command will ignore the input data and program OTP_LOCK bit to 1.

User can use WRDI (04h) command to exit OTP mode.

The instruction sequence is shown in Figure 35.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.

Erase OTP Command (20h)


User only can use Sector Erase (20h) command to erase OTP data.

Table 11. OTP Sector Address

Sector	Sector Size	Address Range
4095	512 byte	FFF000h – FFF1FFh

Note: The OTP sector is mapping to sector 4095










Figure 35.1 Enter OTP Mode Sequence under EQPI Mode



Read SFDP Mode and Unique ID Number (5Ah)

EN25QH128A features Serial Flash Discoverable Parameters (SFDP) mode. Host system can retrieve the operating characteristics, structure and vendor specified information such as identifying information, memory size, operating voltage and timing information of this device by SFDP mode.

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read SFDP Mode is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency FR, during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 36. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Serial Flash Discoverable Parameters (SFDP) instruction. When the highest address is reached, the address counter rolls over to 0x00h, allowing the read sequence to be continued indefinitely. The Serial Flash Discoverable Parameters (SFDP) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Serial Flash Discoverable Parameters (SFDP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 36. Read SFDP Mode and Unique ID Number Instruction Sequence Diagram



Table 12. Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification Data Value (Advanced Information)

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
	00h	07:00	53h	
SFDP Signature	01h	15 : 08	46h	Signature [31:0]:
	02h	23 : 16	44h	Hex: 50444653
	03h	31 : 24	50h	
SFDP Minor Revision Number	04h	07 : 00	00h	Star from 0x00
SFDP Major Revision Number	05h	15 : 08	01h	Star from 0x01
Number of Parameter Headers (NPH)	06h	23 : 16	00h	1 parameter header
Unused	07h	31 : 24	FFh	Reserved
ID Number	08h	07:00	00h	JEDEC ID
Parameter Table Minor Revision Number	09h	15 : 08	00h	Star from 0x00
Parameter Table Major Revision Number	0Ah	23 : 16	01h	Star from 0x01
Parameter Table Length (in DW)	0Bh	31 : 24	09h	9 DWORDs
Parameter Table Pointer (PTP)	0Ch	07:00	30h	
	0Dh	15 : 08	00h	000030h
	0Eh	23 : 16	00h	
Unused	0Fh	31 : 24	FFh	Reserved



Table 13. Parameter ID (0) (Advanced Information) 1/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Block / Sector Erase sizes Identifies the erase granularity for all Flash		00	01b	00 = reserved 01 = 4KB erase
Components		01		10 = reserved 11 = 64KB erase
Write Granularity		02	1b	0 = No, 1 = Yes
Write Enable Instruction Required for Writing to Volatile Status Register	30h	03	005	00 = N/A
Write Enable Opcode Select for Writing to Volatile Status Register		04	00b	01 = use 50h opcode 11 = use 06h opcode
		05		
Unused		06	111b	Reserved
		07		
		08		
		09		
		10		
4 Kilo-Byte Erase Opcode	31h	11	20h	4 KB Erase Support
	0111	12	2011	(FFh = not supported)
		13		
		14		
		15		
Supports (1-1-2) Fast Read Device supports single input opcode & address and dual output data Fast Read		16	1b	0 = not supported 1 = supported
Address Byte		17	00b	00 = 3-Byte 01 = 3- or 4-Byte (e.g. defaults to 3-Byte mode; enters 4-Byte mode on command) 10 = 4-Byte 11 = reserved
Number of bytes used in addressing for flash arra write and erase.		18		
Supports Double Transfer Rate (DTR) Clocking Indicates the device supports some type of double transfer rate clocking.	32h	19	0b	0 = not supported 1 = supported
Supports (1-2-2) Fast Read Device supports single input opcode, dual input address, and dual output data Fast Read		20	1b	0 = not supported 1 = supported
Supports (1-4-4) Fast Read Device supports single input opcode, quad input address, and quad output data Fast Read		21	1b	0 = not supported 1 = supported
Supports (1-1-4) Fast Read Device supports single input opcode & address and quad output data Fast Read	-	22	0b	0 = not supported 1 = supported
Unused		23	1b	Reserved
		24		
		25		
		26		
L	201	27		
Unused	33h	28	FFh	Reserved
		29		
		30		
		31		



Table 13. Parameter ID (0) (Advanced Information) 2/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31:00	07FFFFFFh	128 Mbits

Table 13. Parameter ID (0) (Advanced Information) 3/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
	-	00		
(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output		01		
		02	00100b	4 dummy clocks
	38h	03		
	5011	04		
Quad Input Address Quad Output (1-4-		05		
4) Fast Read Number of Mode Bits		06	010b	8 mode bits
4) I ast Read Rumber of Mode Bits		07		
(1-4-4) Fast Read Opcode		08		
	39h	09	EBh	
		10		
		11		
Opcode for single input opcode, quad input address, and quad output data Fast Read.		12		
address, and quad output data Past Read.		13		
		14		
		15		
		16		
(1-1-4) Fast Read Number of Wait states		17		
(dummy clocks) needed before valid		18	00000b	Not Supported
output	3Ah	19		
	3An	20		
		21		
(1-1-4) Fast Read Number of Mode Bits		22	000b	Not Supported
		23		
(1-1-4) Fast Read Opcode Opcode for single input opcode & address and quad output data Fast Read.	3Bh	31 : 24	FFh	Not Supported



Table 13. Parameter ID (0) (Advanced Information) 4/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
		00		
(1-1-2) Fast Read Number of Wait states		01		
(dummy clocks) needed before valid		02	01000b	8 dummy clocks
output	3Ch	03		
	3011	04		
		05		
(1-1-2) Fast Read Number of Mode Bits		06	000b	Not Supported
		07		
(1-1-2) Fast Read Opcode Opcode for single input opcode & address and dual output data Fast Read.	3Dh	15 : 08	3Bh	
		16	00100b	4 dummy clocks
(1-2-2) Fast Read Number of Wait states		17		
(dummy clocks) needed before valid		18		
output	3Eh	19		
	3611	20		
		21		
(1-2-2) Fast Read Number of Mode Bits		22	000b	Not Supported
		23		
(1-2-2) Fast Read Opcode Opcode for single input opcode, dual input address, and dual output data Fast Read.	3Fh	31 : 24	BBh	

Table 13. Parameter ID (0) (Advanced Information) 5/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Supports (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read.		00	0b	0 = not supported 1 = supported
		01		
Reserved. These bits default to all 1's		02	111b	Reserved
	401-	03		
Supports (2-2-2) Fast Read Device supports dual input opcode & address and dual output data Fast Read.	40h	04	1b	0 = not supported 1 = supported (QPI Mode)
		05		
Reserved. These bits default to all 1's		06	111b	Reserved
		07	1	
Reserved. These bits default to all 1's	43h : 41h	31 : 08	FFh	Reserved



Table 13. Parameter ID (0) (Advanced Information) 6/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	45h : 44h	15 : 00	FFh	Reserved
		16		
(2-2-2) Fast Read Number of Wait states		17		
(dummy clocks) needed before valid output	46h	18	00000b	Not Supported
		19		
		20		
		21	000b	Not Supported
(2-2-2) Fast Read Number of Mode Bits		22		
		23		
(2-2-2) Fast Read Opcode Opcode for dual input opcode & address and dual output data Fast Read.	47h	31 : 24	FFh	Not Supported

Table 13. Parameter ID (0) (Advanced Information) 7/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	49h : 48h	15 : 00	FFh	Reserved
		16		
(4-4-4) Fast Read Number of Wait states		17		
(dummy clocks) needed before valid output	4Ah	18	00100b	4 dummy clocks
		19		
		20		
		21	010b	8 mode bits
(4-4-4) Fast Read Number of Mode Bits		22		
		23		
(4-4-4) Fast Read Opcode Opcode for quad input opcode/address, quad output data Fast Read.	4Bh	31 : 24	EBh	Must Enter QPI Mode Firstly

Table 13. Parameter ID (0) (Advanced Information) 8/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Sector Type 1 Size	4Ch	07:00	0Ch	4 KB
Sector Type 1 Opcode	4Dh	15 : 08	20h	
Sector Type 2 Size	4Eh	23 : 16	0Fh	32 KB
Sector Type 2 Opcode	4Fh	31 : 24	52h	

Table 13. Parameter ID (0) (Advanced Information) 9/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Sector Type 3 Size	50h	07:00	10h	64 KB
Sector Type 3 Opcode	51h	15 : 08	D8h	
Sector Type 4 Size	52h	23 : 16	00h	Not Supported
Sector Type 4 Opcode	53h	31 : 24	FFh	Not Supported



Read Unique ID Number

The Read Unique ID Number instruction accesses a factory-set read-only 96-bit number that is unique to each EN25QH128A device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the CS# pin low and shifting the instruction code "5Ah" followed by a three bytes of addresses, 0x80h, and one byte of dummy clocks. After which, the 96-bit ID is shifted out on the falling edge of CLK as shown in Figure 36.

Table 14. Unique ID Number

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Unique ID Number	80h : 8Bh	95 : 00	By die	

Power-up Timing




Figure 37. Power-up Timing

Table 15. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
t _{VSL} ⁽¹⁾	VCC(min) to CS# low	10		μs
^t PUW ⁽¹⁾	Time delay to Write instruction	1	10	ms
VWI(1)	Write Inhibit Voltage	1	2.5	V

Note:

1. The parameters are characterized only.

2. VCC (max.) is 3.6V and VCC (min.) is 2.7V

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



Table 16. DC Characteristics

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current		-	± 2	μA
ILO	Output Leakage Current		-	± 2	μA
I _{CC1}	Standby Current	CS# = V_{CC} , V_{IN} = V_{SS} or V_{CC}	-	20	μA
I _{CC2}	Deep Power-down Current	CS# = V_{CC} , V_{IN} = V_{SS} or V_{CC}	-	20	μA
	Operating Current (READ)	CLK = 0.1 V _{CC} / 0.9 V _{CC} at 104MHz, DQ = open	-	25	mA
I _{CC3} O	Operating Current (READ)	CLK = 0.1 V _{CC} / 0.9 V _{CC} at 80MHz, DQ = open	-	20	mA
I _{CC4}	Operating Current (PP)	CS# = V _{CC}	-	28	mA
I _{CC5}	Operating Current (WRSR)	CS# = V _{CC}	-	18	mA
I _{CC6}	Operating Current (SE)	$CS\# = V_{CC}$	-	25	mA
I _{CC7}	Operating Current (BE)	CS# = V _{CC}	-	25	mA
V _{IL}	Input Low Voltage		- 0.5	0.2 V _{CC}	V
VIH	Input High Voltage		0.7V _{CC}	V _{CC} +0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 1.6 mA	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = –100 μA	V _{CC} -0.2	-	V

Table 17. AC	Measurement	Conditions
--------------	-------------	------------

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	20		pF
	Input Rise and Fall Times	5		ns
	Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$		V
	Output Timing Reference Voltages	V _{CC}	; / 2	V








Table 18. AC Characteristics

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$

Symbol	Alt	Parameter	Min	Тур	Max	Unit
F _R	f _C	Serial Clock Frequency for: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, WRSR and Dual Output Fast Read ⁴	D.C.	-	104	MHz
		Serial Clock Frequency for: RDSR, Read Burst, Quad I/O Fast Read ⁴	D.C.	-	80	MHz
f _R		Serial Clock Frequency for READ, RDID	D.C.	-	50	MHz
t _{CH} ¹		Serial Clock High Time	4	-	-	ns
t _{CL} 1		Serial Clock Low Time	4	-	-	ns
t _{CLCH} 2		Serial Clock Rise Time (Slew Rate)	0.1	-	-	V / ns
t _{CHCL} ²		Serial Clock Fall Time (Slew Rate)	0.1	-	-	V / ns
t _{slCH}	t _{css}	CS# Active Setup Time (Relative to CLK)	5	-	-	ns
t _{CHSH}		CS# Active Hold Time (Relative to CLK)	5	-	-	ns
t _{sнсн}		CS# Not Active Setup Time (Relative to CLK)	5	-	-	ns
t _{CHSL}		CS# Not Active Hold Time (Relative to CLK)	5	-	-	ns
t _{SHSL}	t _{CSH}	CS# High Time for read CS# High Time for program/erase	15 50	-	-	ns ns
t _{SHQZ} ²	t _{DIS}	Output Disable Time	-	-	6	ns
t _{CLQX}	t _{HO}	Output Hold Time	0	-	-	ns
t _{DVCH}	t _{DSU}	Data In Setup Time	2	-	-	ns
t _{CHDX}	t _{DH}	Data In Hold Time	4	-	-	ns
t _{HLCH}		HOLD# Low Setup Time (relative to CLK)	5			ns
t _{ннсн}		HOLD# High Setup Time (relative to CLK)	5			ns
t _{сннн}		HOLD# Low Hold Time (relative to CLK)	5			ns
t _{CHHL}		HOLD# High Hold Time (relative to CLK)	5			ns
t _{HLQZ} ²	t _{HZ}	HOLD# Low to High-Z Output			6	ns
t _{HHQX} ²	t _{LZ}	HOLD# High to Low-Z Output			6	ns
t _{CLQV}	t _v	Output Valid from CLK for Vcc = 2.7 to 3.6v Output Valid from CLK for Vcc = 3.0 to 3.6v	-	-	8 7	ns
t _{WHSL} ³		Write Protect Setup Time before CS# Low	20	-	-	ns
t _{SHWL} ³		Write Protect Hold Time after CS# High	100	-	-	ns
t _{DP} ²		CS# High to Deep Power-down Mode	-	-	3	μs
t _{RES1} ²		CS# High to Standby Mode without Electronic Signature read	-	-	3	μs
t _{RES2} ²		CS# High to Standby Mode with Electronic Signature read	-	-	1.8	μs
t _w		Write Status Register Cycle Time	-	15	50	ms
t _{PP}		Page Programming Time	-	0.8	5	ms
t _{se}		Sector Erase Time	-	0.05	0.3	s
t _{HBE}		32 KB Block Erase Time	-	0.1	1	s
t _{BE}		64 KB Block Erase Time		0.2	2	s
t _{CE}		Chip Erase Time	-	45	140	s
t		Software Reset WIP = write operation	-	-	28	μs
t _{SR}		Latency WIP = not in write operation	-	-	0	μs

Note: 1. t_{CH} + t_{CL} must be greater than or equal to 1/ f_C
2. Value guaranteed by characterization, not 100% tested in production.
3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.
4. For PDIP package. the Max speed is 50MHz

This Data Sheet may be revised by subsequent versions 63 or modifications due to changes in technical specifications.

©2014 Eon Silicon Solution, Inc., www.eonssi.com



EN25QH128A




Figure 39. Serial Output Timing




Figure 40. Input Timing




Figure 41. Hold Timing



ABSOLUTE MAXIMUM RATINGS

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	С
Plastic Packages	-65 to +125	С
Output Short Circuit Current ¹	200	mA
Input and Output Voltage (with respect to ground) ²	-0.5 to +4.0	V
Vcc	-0.5 to +4.0	V

Notes

1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.


Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V_{ss} to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V_{cc} + 0.5 V. During voltage transitions, outputs may overshoot to V_{cc} + 1.5 V for periods up to 20ns. See figure below.

RECOMMENDED OPERATING RANGES¹


Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	С
Operating Supply Voltage Vcc	Full: 2.7 to 3.6	V

Notes:

1. Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform



Table 19. DATA RETENTION and ENDURANCE

Parameter Description	Test Conditions	Min	Unit
Data Retention Time	85°C	20	Years
Erase/Program Endurance	-40 to 85 °C	100k	cycles

Table 20. CAPACITANCE

(V_{CC} = 2.7-3.6V)


Parameter Symbol	Parameter Description	Test Setup	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	pF


Note : Sampled only, not 100% tested, at $T_A = 25^{\circ}C$ and a frequency of 20MHz.





PACKAGE MECHANICAL

Figure 42. SOP 200 mil (official name = 208 mil)










SYMBOL	DI	DIMENSION IN MM			
STNIBOL	MIN.	NOR	MAX		
А	1.75	1.975	2.20		
A1	0.05	0.15	0.25		
A2	1.70	1.825	1.95		
D	5.15	5.275	5.40		
E	7.70	7.90	8.10		
E1	5.15	5.275	5.40		
е		1.27			
b	0.35	0.425	0.50		
L	0.5	0.65	0.80		
θ	0 ⁰	4 ⁰	8 ⁰		


Note : 1. Coplanarity: 0.1 mm


2. Max. allowable mold flash is 0.15 mm at the pkg ends, 0.25 mm between leads.



Figure 43. VSOP 200 mil (Official name = 208 mil)








SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A			1.00
A1	0.05	0.10	0.15
A2	0.75	0.80	0.85
D	5.18	5.28	5.38
E	7.70	7.90	8.10
E1	5.18	5.28	5.38
е		1.27	
b	0.35	0.42	0.48
L	0.5	0.65	0.80
θ	0		10

Note : 1. Coplanarity: 0.1 mm

2. Max. allowable mold flash is 0.15 mm at the pkg ends, 0.25 mm between leads.




Figure 44. VDFN 8 (5x6 mm)





-A1

Figure 45. VDFN 8 (6x8 mm)



NER		
DII	MENSION IN	MM
MIN.	NOR	MAX
0.70	0.75	0.80
0.00	0.02	0.05
	0.20	
7.90	8.00	8.10
5.90	6.00	6.10
4.65	4.70	4.75

4.65

- - -

0.48

0.60

4.60

1.27

0.40

0.4 0.50 L Note : 1. Coplanarity: 0.1 mm

4.55

- - -

0.35

SYMBOL

Α **A1** A2 D Ε **D1** E1


е


b

This Data Sheet may be revised by subsequent versions ©2014 Eon Silicon Solution, Inc., www.eonssi.com 70 or modifications due to changes in technical specifications.



Figure 46. PDIP8






SYMBOL	DIMENSION IN INCH		
	MIN.	NOR	MAX
Α			0.210
A1	0.015		
A2	0.125	0.130	0.135
D	0.355	0.365	0.400
E	0.300	0.310	0.320
E1	0.245	0.250	0.255
L	0.115	0.130	0.150
e _B	0.310	0.350	0.375
Θ ⁰	0	7	15
Noto : 1. Conlanarity: 0.1 mm			

Note : 1. Coplanarity: 0.1 mm



Figure 47. 16 LEAD SOP 300 mil




	DIMENSION IN MM		
SYMBOL	MIN.	NOR	MAX
Α			2.65
A1	0.10	0.20	0.30
A2	2.25		2.40
С	0.20	0.25	0.30
D	10.10	10.30	10.50
E	10.00		10.65
E1	7.40	7.50	7.60
е		1.27	
b	0.31		0.51
L	0.4		1.27
θ	0 ⁰	5 ⁰	8 ⁰
Note 1 Conlanarity: 0.1 mm			

Note : 1. Coplanarity: 0.1 mm








SYMEOL	DIMENSION IN MM		
STIVEOL	MN	NOR	Max
Α			1.20
A1	0.27		0.37
A2		0.21 REF	
A3		0.54 REF	
D		6 BSC	
E		8 BSC	
DI		3.00	
E1		5.00	
е		1.00	
b		0.40	

This Data Sheet may be revised by subsequent versions 73 ©2014 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



ORDERING INFORMATION



EN = Eon Silicon Solution Inc. 25QH = 3V Serial Flash with 4KB Uniform-Sector, Dual and Quad I/O 128 = 128 Megabit (16,384K x 8) A = version identifier

Note:

For PDIP package, the Max speed of dual mode and quad mode read instructions are 50MHz.



Revisions List

Revision No	Description	Date
A	Initial Release	2013/05/02
В	Revise tDH from 5ns to 4ns and add tCLQV = 7ns for Vcc = 3.0 to 3.6v in Table 18 on page 63.	2013/07/01
с	 Add the description of Full Quad SPI Modes (QPI) on page 12. Rename 32KB block erase to 32KB half block erase. Update the description of WHDIS bit on page 24. Update Enter OTP Mode (3Ah) description on page 53. Correct the typo on page 63. The Quad I/O Fast Read is 80MHz. Update Ordering Information " P = RoHS, Halogen-Free and REACH compliant " on page 74. 	2014/01/22