



Features




- Optimized for chargers
- 100% avalanche tested
- Superior thermal resistance
- N-channel, Logic level
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21
- Ideal for high-frequency switching

Product Summary

| | | |
|-----------------------------|-----|------------|
| V_{DSS} | 80 | V |
| $R_{DS(ON)-Typ@V_{GS}=10V}$ | 5.4 | m Ω |
| I_D | 40 | A |

Product validation

Qualified according to JEDEC Standard



DFN3*3-8

Maximum ratings at $T_A=25\text{ }^\circ\text{C}$, unless otherwise specified

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---|-------------------|--------|------|-----------|------------------|--|
| | | Min. | Typ. | Max. | | |
| Continuous drain current | I_D | - | - | 40 | A | $V_{GS}=10\text{ V}$, $T_C=25\text{ }^\circ\text{C}$ $V_{GS}=10\text{ V}$, $T_C=100\text{ }^\circ\text{C}$ $V_{GS}=10\text{ V}$, $T_A=25\text{ }^\circ\text{C}$, $R_{thJA}=60\text{K/W}^{(1)}$ |
| Pulsed drain current ⁽²⁾ | $I_{D,pulse}$ | - | - | 160 | A | $T_C=25\text{ }^\circ\text{C}$ |
| Avalanche energy, single pulse ⁽³⁾ | E_{AS} | - | - | 38 | mJ | $I_D=20\text{ A}$, $R_{GS}=25\text{ }\Omega$ |
| Gate source voltage | V_{GS} | -20 | - | 20 | V | - |
| Power dissipation | P_{tot} | - | - | 46 2.1 | W | $T_C=25\text{ }^\circ\text{C}$ $T_A=25\text{ }^\circ\text{C}$, $R_{thJA}=60\text{ K/W}^{(1)}$ |
| Operating and storage temperature | T_j , T_{stg} | -55 | - | 150 | $^\circ\text{C}$ | IEC climatic category; DIN IEC 68-1: 55/150/56 |

Thermal characteristics

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---|------------|--------|------|------|------|-----------------------|
| | | Min. | Typ. | Max. | | |
| Thermal resistance, junction - case | R_{thJC} | - | 1.6 | 2.7 | K/W | - |
| Device on PCB, minimal footprint | R_{thJA} | - | - | 62 | K/W | - |
| Device on PCB, 6 cm ² cooling area ⁽¹⁾ | R_{thJA} | - | - | 60 | K/W | - |

Electrical characteristics at $T_j=25\text{ }^\circ\text{C}$, unless otherwise specified

Static characteristics

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|----------------------------------|---------------|--------|------------|------------|------------------|---|
| | | Min. | Typ. | Max. | | |
| Drain-source breakdown voltage | $V_{(BR)DSS}$ | 80 | - | - | V | $V_{GS}=0\text{ V}$, $I_D=1\text{ mA}$ |
| Gate threshold voltage | $V_{GS(th)}$ | 1.1 | 1.7 | 2.3 | V | $V_{DS}=V_{GS}$, $I_D=20\text{ }\mu\text{A}$ |
| Zero gate voltage drain current | I_{DSS} | - | 0.1 10 | 1 100 | μA | $V_{DS}=80\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=25\text{ }^\circ\text{C}$ $V_{DS}=80\text{ V}$, $V_{GS}=0\text{ V}$, $T_j=125\text{ }^\circ\text{C}$ |
| Gate-source leakage current | I_{GSS} | - | 10 | 100 | nA | $V_{GS}=20\text{ V}$, $V_{DS}=0\text{ V}$ |
| Drain-source on-state resistance | $R_{DS(on)}$ | - | 5.4 7.3 | 6.5 9.4 | $\text{m}\Omega$ | $V_{GS}=10\text{ V}$, $I_D=20\text{ A}$ $V_{GS}=4.5\text{ V}$, $I_D=10\text{ A}$ |
| Gate resistance ¹⁾ | R_G | - | 1.2 | 1.8 | Ω | - |
| Transconductance | g_{fs} | 25 | 50 | - | S | $ V_{DS} >2 I_D R_{DS(on)max}$, $I_D=20\text{ A}$ |

Dynamic characteristics

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|--|--------------|--------|------|------|------|--|
| | | Min. | Typ. | Max. | | |
| Input capacitance ¹⁾ | C_{iss} | - | 1400 | 1800 | pF | $V_{GS}=0\text{ V}$, $V_{DS}=40\text{ V}$, $f=1\text{ MHz}$ |
| Output capacitance ¹⁾ | C_{oss} | - | 300 | 390 | pF | $V_{GS}=0\text{ V}$, $V_{DS}=40\text{ V}$, $f=1\text{ MHz}$ |
| Reverse transfer capacitance ¹⁾ | C_{rss} | - | 16 | 28 | pF | $V_{GS}=0\text{ V}$, $V_{DS}=40\text{ V}$, $f=1\text{ MHz}$ |
| Turn-on delay time | $t_{d(on)}$ | - | 5.0 | - | ns | $V_{DD}=40\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=20\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$ |
| Rise time | t_r | - | 2.9 | - | ns | $V_{DD}=40\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=20\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$ |
| Turn-off delay time | $t_{d(off)}$ | - | 14 | - | ns | $V_{DD}=40\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=20\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$ |
| Fall time | t_f | - | 2.6 | - | ns | $V_{DD}=40\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=20\text{ A}$, $R_{G,ext}=1.6\text{ }\Omega$ |

Gate charge characteristics²⁾

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|------------------------------------|---------------|--------|------|------|------|--|
| | | Min. | Typ. | Max. | | |
| Gate to source charge | Q_{gs} | - | 4.1 | - | nC | $V_{DD}=40\text{ V}$, $I_D=20\text{ A}$, $V_{GS}=0\text{ to }4.5\text{ V}$ |
| Gate charge at threshold | $Q_{g(th)}$ | - | 2.3 | - | nC | $V_{DD}=40\text{ V}$, $I_D=20\text{ A}$, $V_{GS}=0\text{ to }4.5\text{ V}$ |
| Gate to drain charge ¹⁾ | Q_{gd} | - | 3.3 | 4.9 | nC | $V_{DD}=40\text{ V}$, $I_D=20\text{ A}$, $V_{GS}=0\text{ to }4.5\text{ V}$ |
| Switching charge | Q_{sw} | - | 5.1 | - | nC | $V_{DD}=40\text{ V}$, $I_D=20\text{ A}$, $V_{GS}=0\text{ to }4.5\text{ V}$ |
| Gate charge total ¹⁾ | Q_g | - | 10 | 13 | nC | $V_{DD}=40\text{ V}$, $I_D=20\text{ A}$, $V_{GS}=0\text{ to }4.5\text{ V}$ |
| Gate plateau voltage | $V_{plateau}$ | - | 2.9 | - | V | $V_{DD}=40\text{ V}$, $I_D=20\text{ A}$, $V_{GS}=0\text{ to }4.5\text{ V}$ |
| Gate charge total, sync. FET | $Q_{g(sync)}$ | - | 18 | - | nC | $V_{DS}=0.1\text{ V}$, $V_{GS}=0\text{ to }10\text{ V}$ |
| Output charge ¹⁾ | Q_{oss} | - | 19 | 26 | nC | $V_{DD}=40\text{ V}$, $V_{GS}=0\text{ V}$ |

¹⁾ Defined by design. Not subject to production test

²⁾ See "Gate charge waveforms" for parameter definition

Reverse diode

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---------------------------------------|---------------|--------|------|------|------|--|
| | | Min. | Typ. | Max. | | |
| Diode continuous forward current | I_S | - | - | 39 | A | $T_C=25\text{ }^\circ\text{C}$ |
| Diode pulse current | $I_{S,pulse}$ | - | - | 156 | A | $T_C=25\text{ }^\circ\text{C}$ |
| Diode forward voltage | V_{SD} | - | 0.83 | 1.2 | V | $V_{GS}=0\text{ V}, I_F=20\text{ A}, T_j=25\text{ }^\circ\text{C}$ |
| Reverse recovery time ¹⁾ | t_{rr} | - | 18 | 36 | ns | $V_R=40\text{ V}, I_F=20\text{ A}, di_F/dt=100\text{ A}/\mu\text{s}$ |
| Reverse recovery charge ¹⁾ | Q_{rr} | - | 7 | 14 | nC | $V_R=40\text{ V}, I_F=20\text{ A}, di_F/dt=100\text{ A}/\mu\text{s}$ |

Electrical characteristics diagrams









Diagram 5: Typ. output characteristics




$I_D=f(V_{DS}); T_j=25\text{ }^\circ\text{C};$ parameter: V_{GS}

Diagram 6: Typ. drain-source on resistance




$R_{DS(on)}=f(I_D); T_j=25\text{ }^\circ\text{C};$ parameter: V_{GS}

Diagram 7: Typ. transfer characteristics




$I_D=f(V_{GS}); |V_{DS}|>2|I_D|R_{DS(on)max};$ parameter: T_j

Diagram 8: Typ. forward transconductance




$g_{fs}=f(I_D); T_j=25\text{ }^\circ\text{C}$

Diagram 9: Drain-source on-state resistance




$R_{DS(on)}=f(T_j)$; $I_D=20$ A; $V_{GS}=10$ V

Diagram 10: Typ. gate threshold voltage




$V_{GS(th)}=f(T_j)$; $V_{GS}=V_{DS}$

Diagram 11: Typ. capacitances




$C=f(V_{DS})$; $V_{GS}=0$ V; $f=1$ MHz

Diagram 12: Forward characteristics of reverse diode




$I_F=f(V_{SD})$; parameter: T_j

Diagram 13: Avalanche characteristics




$I_{AS}=f(t_{AV}); R_{GS}=25 \Omega$; parameter: $T_{j(start)}$

Diagram 14: Typ. gate charge




$V_{GS}=f(Q_{gate}); I_D=20 \text{ A pulsed}$; parameter: V_{DD}

Diagram 15: Drain-source breakdown voltage




$V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$

Diagram Gate charge waveforms



Ordering and Marking Information


| Ordering Device No. | Marking | Package | Packing | Quantity |
|---------------------|---------|----------|-----------|-----------|
| ASDM80R055NTD-R | 80R055N | DFN3*3-8 | Tape&Reel | 5000/Reel |

| PACKAGE | MARKING |
|----------|---|
| DFN3*3-8 |  <p>AS □□□ → Lot Number 80R055N □□□□ → Date Code</p> |



Package Outlines

DFN3*3-8



| | | | |
|-------------------------|-------------|------------------------|--|
| PACKAGE - GROUP NUMBER: | | PG-TSDSON-8-U03 | |
| REVISION: 03 | | DATE: 20.10.2020 | |
| DIMENSIONS | MILLIMETERS | | |
| | MIN. | MAX. | |
| A | 0.90 | 1.10 | |
| b | 0.24 | 0.44 | |
| c | (0.20) | | |
| D | 3.20 | 3.40 | |
| D1 | 2.19 | 2.39 | |
| D2 | 1.54 | 1.74 | |
| E | 3.20 | 3.40 | |
| E1 | 2.01 | 2.21 | |
| E2 | 0.10 | 0.30 | |
| e | 0.65 | | |
| L | 0.30 | 0.50 | |
| L1 | 0.40 | 0.60 | |
| L2 | 0.50 | 0.70 | |
| aaa | 0.06 | | |

IMPORTANT NOTICE

Xi'an Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Xi'an Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Xi'an Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Xi'an Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on Xi'an Ascend Semiconductor Incorporated website, harmless against all damages.

Xi'an Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Xi'an Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Xi'an Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com