

Features

- High Efficiency
- Low Dense Cell Design
- Advanced trench process technology
- improved dv/dt capability
- Reliable and Rugged


Application

- Networking, Load Switch
- LED lighting

Product Summary



V_{DS}	30	V
$R_{DS(on), Typ @ V_{GS} = 10 V}$	8.1	m Ω
I_D	13	A



Absolute Maximum Ratings at $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_A = 25^\circ\text{C}$	13
		$T_A = 70^\circ\text{C}$	10.4
Pulsed Drain Current ^C	I_{DM}	52	A
Avalanche Current ^C	I_{AS}	13	A
Avalanche energy $L=0.1\text{mH}$ ^C	E_{AS}	24	mJ
Power Dissipation ^B	P_D	$T_A = 25^\circ\text{C}$	3.1
		$T_A = 70^\circ\text{C}$	2
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	31	40	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A, D}		Steady-State	59	75
Maximum Junction-to-Lead	$R_{\theta JL}$	16	24	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V	--	--	1	μA
		T _J =85°C	--	--	30	
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	1.0	1.4	2.0	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	100	--	--	A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =12A	--	8.1	11.5	mΩ
		T _J =125°C	--	12	15	
		V _{GS} =4.5V, I _D =10A	--	12.6	14	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =12A	--	45	--	S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V	--	0.75	1	V
I _S	Maximum Body-Diode Continuous Current		--	--	13	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz	610	760	910	pF
C _{oss}	Output Capacitance		88	125	160	pF
C _{rss}	Reverse Transfer Capacitance		40	70	100	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.8	1.6	2.4	Ω
SWITCHING PARAMETERS						
Q _{g(10V)}	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =12A	11	14	17	nC
Q _{g(4.5V)}	Total Gate Charge		5	6.6	8	nC
Q _{gs}	Gate Source Charge		1.9	2.4	2.9	nC
Q _{gd}	Gate Drain Charge		1.8	3	4.2	nC
Q _{gs}	Gate Source Charge	V _{GS} =4.5V, V _{DS} =15V, I _D =12A	1.9	2.4	2.9	nC
Q _{gd}	Gate Drain Charge		1.8	3	4.2	nC
t _{D(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =15V, R _L =1.25Ω, R _{GEN} =3Ω	--	4.4	--	ns
t _r	Turn-On Rise Time		--	9	--	ns
t _{D(off)}	Turn-Off Delay Time		--	17	--	ns
t _f	Turn-Off Fall Time		--	6	--	ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =12A, di/dt=500A/μs	5.6	7	8	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =12A, di/dt=500A/μs	6.4	8	9.6	nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using ≤ 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J=25° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Single Pulse Avalanche capability (Note C)




Figure 10: Maximum Forward Biased Safe Operating Area (Note F)




Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)

Ordering and Marking Information

Ordering Device No.	Marking	Package	Packing	Quantity
ASDM4406S-R	4406	SOP-8	Tape&Reel	4000/Reel

PACKAGE	MARKING
SOP-8	 <p>AS □□ → Lot Number 4406 □□□□ → Date Code</p>

SOP-8 PACKAGE IN FORMATION



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 (BSC)		0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

IMPORTANT NOTICE

ShenZhen Ascend Semiconductor incorporated MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

ShenZhen Ascend Semiconductor Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. ShenZhen Ascend Semiconductor Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does ShenZhen Ascend Semiconductor Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume .

all risks of such use and will agree to hold Ascendsemi Incorporated and all the companies whose products are represented on ShenZhen Ascend Semiconductor Incorporated website, harmless against all damages.

ShenZhen Ascend Semiconductor Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use ShenZhen Ascend Semiconductor Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold ShenZhen Ascend Semiconductor Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

www.ascendsemi.com