


ID	R _{DS} (ON)(Typ)	VDSS
13A	0.39Ω	500V

Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

Part Number	Package	Marking	Packing	Qty.
RS13N50F	T0-220F	RS13N50F	Tube	50 PCS

Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RS13N50F	Units
VDSS	Drain-to-Source Voltage	500	V
ID	Continuous Drain Current TC=25℃	13	Δ.
IDM	Pulsed Drain Current (Note*1)	52	Α
PD	Power Dissipation	49	W
VGS	Gate- to- Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L = 10mH, VDD = 50V, RG = 25 Ω	352	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	${\mathbb C}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

Symbol	Parameter	RS13N50F	Units	Test Conditions
RθJC	Junction-to-Case	2.55	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	62.5		1 cubic foot chamber,free air.

OFF Characteristics TJ= 25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	500			V	VGS=0V,ID=250μ A
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=500V,VGS= 0V
IGSS	Gate- to- Source Forward Leakage			100	 Λ	VGS=30V ,VDS=0 V
1033	Gate- to- Source Reverse Leakage			-100	nA	VGS=-30V ,VDS= 0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		0.39	0.46	Ω	VGS=10V,ID=6.5 A
VGS(TH	Gate Threshold Voltage	3		4	٧	VGS=VDS,ID=25 0μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		43.2			
trise	Rise Time		24.8			VDS=250V
td(OFF)	Turn- OFF Delay Time		131. 8		nS	ID=13A RG=25Ω
tfall	Fall Time		42.6			



Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		1569			VGS=0V
Coss	Output Capacitance		171		pF	VDS=25V
Crss	Reverse Transfer Capacitance		5			f=1.0MHz
Qg	Total Gate Charge		30.9			VDS=400V
Qgs	Gate- to- Source Charge		7.8		nC	ID=13A
Qgd	Gate-to-Drain(" Miller") Charge		10.6			VGS=10V

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			13	Α	Integral pn- diode
ISM	Maximum Pulsed Current			52	Α	in MOSFET
VSD	Diode Forward Voltage			1.4	V	IS=6.5A,VGS=0V
trr	Reverse Recovery Time		307		nS	VGS=0V
Qrr	Reverse Recovery Charge		3.5		μС	IS=13A,di/dt=100 A/µs

Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.

^{* 2.} Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%



Typical Feature Curve

Figure 1. Output Characteristics (T₁ = 25°C)




Figure 3. Drain Current vs. Temperature




Figure 5. Transfer Characteristics 16 14 $T_J = 25^{\circ}C$ I_D, Drain Current (A) 12 10 8 T_J = 150°C 6 4 2 0 0 10 V_{GS}, Gate-to-Source Voltage (V)

Figure 2. Body Diode Forward Voltage




Figure 4. BV_{DSS} Variation vs. Temperature




Figure 6. On-Resistance vs. Temperature




Figure 7. Capacitance $\begin{array}{c} 10000 \\ \hline \\ 1000 \\ \hline \\ 100 \\ \hline \\ 100$

Figure 8. Gate Charge

V_{DD} = 100V

V_{DD} = 250V


V_{DD} = 400V

V_{DD} = 400V

Q_q, Total Gate Charge (nC)

Figure 9. Transient Thermal Impedance

V_{GS}, Gate-to-Source Voltage (V)



Test Circuits and Waveforms




Figure10.
Gate Charge Test Circuit

Figure11.
Gate Charge Waveform




Figure12.
Resistive Switching Test Circuit




Figure 13.
Resistive Switching Waveforms

Test Circuits and Waveforms




Figure 14. Diode Reverse Recovery
Test Circuit




Figure 15. Diode Reverse Recovery Waveform






Figure 16. Unclamped Inductive Switching Test Circuit






Package outline drawing(TO-220F Unit: mm)



Dim.	Min.	Max.
Α	9.95	10.36
A1	4.5	5.0
В	2.95	3.25
С	1.25	1.45
D	12.60	13.60
E	0.40	0.60
F	2.8	3.5
G	1.30	1.45
Н	(2.54	(1
1	(5.08	3)
J	4.60	4.75
K	2.45	2.65
L	6.5	6.8
М	15.4	16.0
N	2.25	3.05
0	0.45	0.55
Р	0.70	0.90

All Dimensions in millimeter



Dim.	Min.	Max.	
W	9.95	10.36	
W1	(2.5	4)	
W2	0.70	0.90	
W3	1.25	1.47	
L	15.67	16.07	
L1	6.48	6.88	
L2	3.2	3.4	
L3	12.6	13.6	
L4	(3.23)		
Т	4.50	4.90	
T1	2.34	2.74	
T2	2.25	2.95	
Т3	0.45	0.60	
T4	(0.	70)	
G	3.08	3.28	



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.